
	TP03 Serial	Programmable Controller	Basic Program Instructions 1
l	Basic Progr	ram Instructions	2
	1.1 Wha	at is a Program?	2
	1.2 Out	line of Basic Devices Used in Programming	2
	1.3 Hov	w to Read Ladder Logic	3
	1.4 Loa	d, Load Inverse	4
	1.5 Out		5
	1.5.1	Timer and Counter Variations	5
	1.5.2	Double Coil Designation	5
	1.6 And	l, And Inverse	7
	1.7 OR,	, OR Inverse	8
	1.8 Loa	d Pulse, Load Trailing Pulse	9
	1.8.1	Single Operation flags M2800 to M3071:	9
	1.9 And	l Pulse, And Trailing Pulse	10
	1.10 Or I	Pulse, Or Trailing Pulse	11
	1.11 Or I	Block	12
	1.12 And	l Block	13
	1.13 MPS	S, MRD and MPP	14
	1.14 Mas	ster Control and Reset	16
	1.15 Set	and Reset	18
	1.16 Tim	ner, Counter (Out & Reset)	19
	1.16.1	Basic Timers, Retentive Timers And Counters.	19
	1.16.2	Normal 32 bit Counters	19
	1.16.3	High Speed Counters	20
	1.17 Lea	ding and Trailing Pulse	21
	1.18 Inve	erse	22
	1.19 No	Operation	23
	1.20 End	[23

1 Basic Program Instructions

1.1 What is a Program?

A program is a connected series of instructions written in a language that the PLC can understand. There are three forms of program format; instruction, ladder and SFC/STL.



1.2 Outline of Basic Devices Used in Programming

There are six basic programming devices. Each device has its own unique use. To enable quick and easy identification each device is assigned a single reference letter;

- X: This is used to identify all direct, physical inputs to the PLC.
- Y: This is used to identify all direct, physical outputs from the PLC.
- T: This is used to identify a timing device which is contained within the PLC.
- C: This is used to identify a counting device which is contained within the PLC.
- M and S: These are used as internal operation flags within the PLC. All of the devices mentioned above are known as 'bit devices'. This is a descriptive title telling the user that these devices only have two states; ON or OFF, 1 or 0.

Detailed device information:


• Chapter 3 contains this information in detail. However, the above is all that is required for the rest of this chapter.

1.3 How to Read Ladder Logic

Ladder logic is very closely associated to basic relay logic. There are both contacts and coils that can be loaded and driven in different configurations. However, the basic principle remains the same. A coil drives direct outputs of the PLC (ex. a Y device) or drives internal timers, counters or flags (ex. T, C, M and S devices). Each coil has associated contacts. These contacts are available in both "normally open" (NO) and "normally closed" (NC) configurations. The term "normal(ly)" refers to the status of the contacts when the coil is not energized. Using a relay analogy, when the coil is OFF, a NO contact would have no current flow, that is, a load being supplied through a NO contact would not operate. However, a NC contact would allow current to flow, hence the connected load would be active. Activating the coil reverses the contact status, that is, the current would flow in a NO contact and a NC contact would inhibit the flow. Physical inputs to the PLC (X devices) have no programmable coil. These devices may only be used in a contact format (NO and NC types are available).

Example:


Because of the close relay association, ladder logic programs can be read as current flowing from the left vertical line to the right vertical line. This current must pass through a series of contact representations such as X0 and X1 in order to switch the output coil Y0 ON. Therefore, in the example shown, switching X0 ON causes the output Y0 to also switch ON. If however, the limit switch X1 is activates, the output Y0 turns OFF. This is because the connection between the left and the right vertical lines breaks so there is no current flow.



1.4 Load, Load Inverse

Mnemonic	Function	Format	Devices	step
[LD]	Initial logical operation contactype NO(normally open)	XYMSTC	X,Y,M,S,T,C	1
[LDI]	Initial logical operation contactype NC(normally closed)	XYMSTC	X,Y,M,S,T,C	1

Program example:



Basic points to remember:

- Connect the LD and LDI instructions directly to the left hand bus bar.
- Or use LD and LDI instructions to define a new block of program when using the ORB and ANB instructions (see later sections).

The OUT instruction:

For details of the OUT instruction (including basic timer and counter variations)
 please see over the following page.

1.5 Out

Mnemonic	Function	Format	Devices	Program steps
[OUT]	Final logical operation type coil drive	YMSTC	Y,M,S,T,C	Y,M:1 S, special M Coil:2 T:3 C (16bit):3 C (32bit):5

Basic points to remember:


- Connect the OUT instruction directly to the right hand bus bar.
- It is not possible to use the OUT instruction to drive 'X' type input devices.
- It is possible to connect multiple OUT instructions in parallel.(for example see above:M100/T0 configuration)

1.5.1 Timer and Counter Variations

When configuring the OUT instruction for use as either a timer (T) or counter (C) a constant must also be entered. The constant is identified by the letter "K" (for example above:T0 K19). In the case of a timer, the constant "K" holds the duration data for the timer to operate, i.e. if a 100 msec timer has a constant of "K100" it will be (100x100 msec) 10 seconds before the timer coil activates. With counters, the constant identifies how many times the counter must be pulsed or triggered before the counter coil activates. For example, a counter with a constant of "8" must be triggered 8 times before the counter coil finally energizes. The following table identifies some basic parameter data for various timers and counters;

Timer/Counter	Setting constant K	Actual setting	Program steps	
1ms Timer	1~32,767	0.001~32.676 sec		
10ms Timer	1~32,767	0.01~327.67 sec	2	
100ms Timer	1~32,707	0.1~3,276.7 sec	3	
16 bit Counter	1~32,767	1~32,767	1	
22 hit Countan	-2,147,483,648~	-2,147,483,648~	5	
32 bit Counter	+2,147,483,647	+2,147,483,647	3	

1.5.2 Double Coil Designation



Double or dual coiling is not a recommended practice. Using multiple output coils of the same device can cause the program operation to become unreliable. The example program shown opposite identifies a double coil situation; there are two Y3 outputs. The following sequence of events will occur when inputs X1 = ON and X2 = OFF;

- The first Y3 turns ON because X1 is ON. The contacts associated with Y3 also energize when the coil of output Y3 energizes. Hence, output Y4 turns ON.
- The last and most important line in this program looks at the status of input X2.If this


is NOT ON then the second Y3 coil does NOT activate. Therefore the status of the Y3 coil updates to reflect this new situation, i.e. it turns OFF. The final outputs are then Y3 = OFF and Y4 = ON.

Use of dual coils:

 Always check programs for incidents of dual coiling. If there are dual coils the program will not operate as expected - possibly resulting in unforeseen physical

The last coil effect:

In a dual coil designation, the coil operation designated last is the effective coil.
 That is, it is the status of the previous coil that dictates the behavior at the current point in the program.



Input durations:

The ON or OFF duration of the PLC inputs must be longer than the operation cycle time of the PLC.

Taking a 10 msec (standard input filter) response delay into account, the ON/OFF duration must be longer than 20 msec if the operation cycle (scan time) is 10 msec. Therefore, in this example, input pulses of more than

25Hz (1sec/(20msec ON + 20msec

OFF)) cannot be sensed.


There are applied instructions provided to handle such high speed input requests.

- 1:Input ON state NOT recognized
- 2: Input ON state recognized
- 3: Input OFF state NOT recognized
- 4: 1 program processing
- 5: Input processing
- 6: Output processing
- 7: A full program scan/operation cycle

1.6 And, And Inverse

Mnemonic	Function	Format	Devices	Program steps
[AND]	Serial connection of NO (normally open) contacts	XYMSTC	X,Y,M,S,T,C	1
[ANI]	Serial connection of NC (normally open) contacts	XYMSTC	X,Y,M,S,T,C	1

Program example:



Basic points to remember:


- Use the AND and ANI instructions for serial connection of contacts. As many contacts as required can be connected in series (the number of contacts in series is not limitation)
- The output processing to a coil, through a contact, after writing the

initial OUT instruction is called a "follow-on" output. Follow-on outputs are permitted repeatedly as long as the output order is correct.

1.7 OR, OR Inverse

Mnemonic	Function	Format	Devices	Program steps
[OR]	Parallel connection of NO(normally open) contacts	XYMSTC	X,Y,M,S, T,C	1
[ORI]	Parallel connection of NC(normally open) contacts	XYMSTC	X,Y,M,S, T,C	1

Program example




Basic points to remember:

- Use the OR and ORI instructions for parallel connection of contacts. To connect a block that contains more than one contact connected in series to another circuit block in parallel, use an ORB instruction.
- Connect one side of the OR/ORI instruction to the left hand bus bar.

1.8 Load Pulse, Load Trailing Pulse

Mnemonic	Function	Format	Devices	Program steps
[LDP]	Initial logical operation-Rising edge pulse	XYMSTC	X,Y,M,S,T,C	2
[LDF]	Initial logical operation-Falling/ trailing edge pulse	XYMSTC ————————————————————————————————————	X,Y,M,S,T,C	2

Program example:



Basic points to remember:

- Connect the LDP and LDF instructions directly to the left hand bus bar.
- Or use LDP and LDF instructions to define a new block of program when using the ORB and ANB instructions (see later sections).
- LDP is active for one program scan after the associated device switches from OFF to ON.
- LDF is active for one program scan after the associated device switches from ON to OFF.


1.8.1 Single Operation flags M2800 to M3071:

- The pulse operation instructions, when used with auxiliary relays M2800 to M3071, only activate the first instruction encountered in the program scan, after the point in the program where the device changes. Any other pulse operation instructions will remain inactive.
- This is useful for use in STL programs (see chapter 3) to perform single step operation using a single device.
- Any other instructions (LD, AND, OR, etc.) will operate as expected.

1.9 And Pulse, And Trailing Pulse

Mnemonic	Function	Format	Devices	Program steps
[ANDP]	Serial connection of Rising edge pulse	XYMSTC	X,Y,M,S ,T,C	2
[ANDF]	Serial connection of Falling/trailing edge pulse	XYMSTC	X,Y,M,S ,T,C	2

Program example:



Basic points to remember:


- Use the ANDP and ANDF instructions for the serial connection of pulse contacts.
- Usage is the same as for AND and ANI; see earlier.
- ANP is active for one program scan after the associated device switches from OFF to ON.
- ANF is active for one program scan after the associated device switches from ON to OFF.

Single operation flags M2800 to M3071:

 When used with flags M2800 to M3071 only the first instruction will activate. For details see 1.8.1

1.10 Or Pulse, Or Trailing Pulse

Mnemonic	Function	Format	Devices	Program steps
[ORP]	Parallel connection of Rising edge pulse	XYMSTC	X,Y,M,S,T,C	2
[ORF]	Parallel connection of Falling/trailing edge pulse	xymstc	X,Y,M,S,T,C	2



LDF X001 ORF X002 OUT M000 LDF X003 ANDF X004 OUT M1

Program example:

Basic points to remember:

- Use the ORP and ORF instructions for the parallel connection of pulse contacts.
- Usage is the same as for OR and ORI; see earlier.
- ORP is active for one program scan after the associated device switches from OFF to ON.
- ORF is active for one program scan after the associated device switches from ON to OFF.


Single operation flags M2800 to M3071:

 When used with flags M2800 to M3071 only the first instruction will activate. For details see 1.8.1

1.11 Or Block

Mnemonic	Function	Format	Devices	Program steps
	Parallel connection of multiple contact circuits	X001 X002 Y001 X003 X004	N/A	1

Program example:



Basic points to remember:

- An ORB instruction is an independent instruction and is not associated with any device number.
- Use the ORB instruction to connect multi-contact circuits (usually serial circuit blocks) to the preceding circuit in parallel. Serial circuit blocks are those in which more than one contact

connects in series or the ANB instruction is used.

 To declare the starting point of the circuit block use a LD or LDI instruction. After completing the serial circuit block, connect it to the preceding block in parallel using the ORB instruction.

Batch processing limitations:

When using ORB instructions in a batch, use no more than 8 LD and LDI instructions in the definition of the program blocks (to be connected in parallel).
 Ignoring this will result in a program error (see the right most program listing).

Sequential processing limitations:

 There are no limitations to the number of parallel circuits when using an ORB instruction in the sequential processing configuration (see the left most program listing).


1.12 And Block

Mnemonic	Function	Format	Devices	Program steps
[ANB]	Serial connection of multiple parallel circuits	X001 X002 Y001 X003 X004	N/A	1

Program example:

Basic points to remember:

- An ANB instruction is an independent instruction and is not associated with any device number
- Use the ANB instruction to connect multi-contact circuits (usually parallel circuit blocks)



to the preceding circuit in series. Parallel circuit blocks are those in which more than one contact connects in parallel or the ORB instruction is used.

- To declare the starting point of the circuit block, use a LD or LDI instruction. After completing the parallel circuit block, connect it to the preceding block in series using the ANB instruction.

Batch processing limitations:

When using ANB instructions in a batch, use no more than 8 LD and LDI instructions in the definition of the program blocks (to be connected in parallel).
 Ignoring this will result in a program error (see ORB explanation for example).

Sequential processing limitations:

 It is possible to use as many ANB instructions as necessary to connect a number of parallel circuit blocks to the preceding block in series (see the program listing).

1.13 MPS, MRD and MPP

Mnemonic	Function	Format	Devices	Program steps
[MPS]	Store the current result of the internal PLC operations		N/A	1
[MRD]	Reads the current result of the internal PLC operations	MPS MRD	N/A	1
[MPP]	Pops(recalls and removes)the currently stored result	MPP H	N/A	1


Basic points to remember:

- Use these instructions to connect output coils to the left hand side of a contact. Without these instructions connections can only be made to the right hand side of the last contact.
- MPS stores the connection point of the ladder circuit so that further coil branches can recall the value later.
- MRD recalls or reads the previously stored connection point data and forces the next contact to connect to it.
- MPP pops (recalls and removes) the stored connection point. First, it connects the next contact, then it removes the point from the temporary storage area.
- For every MPS instruction there MUST be a corresponding MPP instruction.
- The last contact or coil circuit must connect to an MPP instruction.
- At any programming step, the number of active MPS-MPP pairs must be no greater than 8.

MPS, MRD and MPP usage:

- When writing a program in ladder format, programming tools automatically add all MPS, MRD and MPP instructions at the program conversion stage. If the generated instruction program is viewed, the MPS, MRD and MPP instructions are present.
- When writing a program in instruction format, it is entirely down to the user to enter all relevant MPS, MRD and MPP instructions as required.


Program example



1.14 Master Control and Reset

Mnemonic	Function	Format	Devices	Program steps
[MC]	Denotes the start of a master control block	X001 MC N YM	Y.M(no special M coils allowed)N denotes the nets level(N0 to N7)	3
[MCR]	Denotes the end of a master control block	X001 MCR N	N denotes the nets level(N0 to N7)to be reset	2

Program example:




LD X001 MC N0 SP M001 LD X002 OUT Y001 LD X003 OUT Y002 MCR N0 Basic points to remember:
- After the execution of an MC instruction, the bus line (LD, LDI point) shifts to a point after the MC instruction. An MCR instruction returns this to the original bus line.

- The MC instruction also includes a nest level

pointer N. Nest levels are from the range N0 to N7 (8 points). The top nest level is '0' and the deepest is '7'.

- The MCR instruction resets each nest level. When a nest level is reset, it also resets ALL deeper nest levels. For example, MCR N5 resets nest levels 5 to 7.
- When input X1=ON, all instructions between the MC and the MCR instruction execute.
- When input X1=OFF, none of the instruction between the MC and MCR instruction execute; this resets all devices except for retentive timers, counters and devices driven by SET/RST instructions.
- The MC instruction can be used as many times as necessary, by changing the device number Y and M. Using the same device number twice is processed as a double coil (see section 1.5.2). Nest levels can be duplicated but when the nest level resets, ALL occurrences of that level reset and not just the one specified in the local MC.



Nested MC example:

Level N0: Bus line(B) active when X0 is ON

Level N1: Bus line(C) active when both X0 and X2 are ON

Level N2: Bus line(D) active when X0,X2,X4 are ON

Level N1: MCR N2 executes and restores bus line(C). If the MCR had reset N0 then the original bus bar(A) would now be active as all master controls below nest level 0 would rest.


Level N0: MCR N1 executes and restores bus line(B)

Initial state:MCR N0 executes and restores the initial bus line(A). Output Y5 turns ON/OFF according to the ON/OFF state of X10,regardless of the ON/OFF state of inputs X0,X2 or X4

1.15 Set and Reset

Mnemonic	Function	Format	Devices	Program steps
[SET]	Sets a bit device permanently ON	X001 SET YMS	Y.M,S	Y,M:1
[RST]	Resets a bit device permanently OFF	X001 RST YMS	Y,M,S,D,V,Z	S,special M : 2 D, V and Z:3

Program example:




Basic points to remember:

- Turning ON X001 causes Y001 to turn ON. Y001 remains ON even after X001 turns OFF.
- Turning ON X002 causes Y001 to turn OFF. Y001 remains OFF even after X002 turns OFF.
- -SET and RST instructions can be used for the same device as many times as necessary. However, the last instruction activated determines the current status.
- It is also possible to use the RST instruction to reset the contents of data devices such as data registers, index registers etc. The effect is similar to moving 'K0' into the data device.

1.16 Timer, Counter (Out & Reset)

Mnemonic	Function	Format	Devices	Program steps
[OUT]	Driving timer or counter coils	YMSTC —	T,C	32 bit Counters:5 Others:3
[RST]	Reset timer and counter, coils contacts and current values	X001 RST YMS	T,C	T,C:2

Program example:



1.16.1 Basic Timers, Retentive Timers And Counters

These devices can all be reset at any time by driving the RST instruction (with the number of the device to be reset). On resetting, all active contacts, coils and current value registers are reset for the selected device. In the example, T246, a1msec retentive timer, is activate while X011 is ON. When the current value of T246 reaches the preset 'K' value, i.e. 1234, the timer coil for T246 will be activated. This drives the NO contact ON. Hence, Y0 is switched ON. Turning ON X010 will reset timer T246 in the manner described previously. Because the T246 contacts are reset, the output Y0 will be turned OFF.


Retentive timers:

• For more information on retentive timers please see **3.9.3**.

1.16.2 Normal 32 bit Counters

The 32 bit counter C200 counts (up-count, down-count) according to the ON/OFF state of M8200. In the example program (**see 1.16.1**) C200 is being used to count the number of OFF ~ ON cycles of input X4. The output contact is set or reset depending on the direction of the count, upon reaching a value equal (in this example) to the contents of data registers D1,D0 (32 bit setting data is required for a 32 bit counter). The output contact is reset and the current value of the counter is reset to '0' when input X3 is turned ON.

1.16.3 High Speed Counters



High speed counters have selectable count directions. The directions are selected by driving the appropriate special auxiliary M coil. The example shown to the right works in the following manner; when X010 is ON, counting down takes place.

When X010 is OFF, counting up takes place. In the example the output contacts of counter $C\Delta\Delta\Delta$ and its associated current count values are reset to "0". When X011 is turned ON. When X012 is turned ON the driven counter is enabled.

This means it will be able to start counting its assigned input signal (this will not be X012 - high speed counters are assigned special input signals, please see **3.11**).


Availability of devices:

Not all devices identified here are available on all programmable controllers.
Ranges of active devices may vary from PLC to PLC. Please check the specific
availability of these devices on the selected PLC before use. For more information
on high speed counters please see 3.11. For PLC device ranges please see
chapter 7.


1.17 Leading and Trailing Pulse

Mnemonic	Function	Format	Devices	Program steps
[PLS]	Rising edge pulse	X001 PLS YM	Y,M(no special M coils allowed)	2
[PLF]	Falling/trailing edge pulse	X001 PLF YM	Y,M(no special M coils allowed)	2

Program example:



after the drive input signal has turned OFF.



Basic points to remember:


- When a PLS instruction is executed, object devices Y and M operate for one operation cycle after the drive input signal has turned ON.
- When a PLF instruction is executed, object devices Y and M operate for one operation cycle
- When the PLC status is changed from RUN to STOP and back to RUN with the input signals still ON, PLS M0 is operated again. However, if an M coil which is battery backed (latched) was used instead of M0 it would not re-activate. For the battery backed device to be

re-pulsed, its driving input (ex. X0) must be switched OFF during the RUN/STOP/RUN sequence before it will be pulsed once more.

1.18 Inverse

Mnemonic	Function	Format	Devices	Program steps
[INV]	Invert the current result of the interna PLC operations	X001 Y001	N/A	1

Program example:



Basic points to remember:

- The INV instruction is used to change (invert) the logical state of the current ladder network at the inserted position.
- Usage is the same as for AND and ANI; see earlier.

Usages for INV

• Use the invert instruction to quickly change the logic of a complex circuit. It is also useful as an inverse operation for the pulse contact instructions LDP, LDF, ANP, etc.

1.19 No Operation

Mnemonic	Function	Format	Devices	Program steps
[NOP]	No operation or null step	N/A	N/A	1

Basic points to remember:

- Writing NOP instructions in the middle of a program minimizes step number changes when changing or editing a program.
- It is possible to change the operation of a circuit by replacing programmed instructions with NOP instructions.
- Changing a LD, LDI, ANB or an ORB instruction with a NOP instruction will change the circuit considerably; quite possibly resulting in an error being generated.
- After the program 'all clear operation' is executed, all of the instructions currently in the program are over written with NOP's.

1.20 End

Mnemonic	Function	Format	Devices	Program steps
[END]	Forces the current program scan to end	END	N/A	1

Basic points to remember:

- Placing an END instruction in a program forces that program to end the current scan and carry out the updating processes for both inputs and outputs.
- Inserting END instructions in the middle of the program helps program debugging as
 the section after the END instruction is disabled and isolated from the area that is being
 checked. Remember to delete the END instructions from the blocks which have
 already been checked.
- When the END instruction is processed the PCs watchdog timer is automatically refreshed.

A program scan:

A program scan is a single processing of the loaded program from start to finish, This includes updating all inputs, outputs and watchdog timers. The time period for one such process to occur is called the scan time. This will be dependent upon program length and complexity. Immediately the current scan is completed the next scan begins. The whole process is a continuous cycle. Updating of inputs takes place at the beginning of each scan while all outputs are updated at the end of the scan.

2	STL	Program	nming	2
	2.1		is STL, SFC And IEC1131 Part 3?	
	2.2	How S	STL Operates	3
		2.2.1	Each step is a program	3
	2.3	How	To Start And End An STL Program	4
		2.3.1	Embedded STL programs	4
		2.3.2	Activating new states	5
		2.3.3	Terminating an STL Program	5
	2.4	Movii	ng Between STL Steps	6
		2.4.1	Using SET to drive an STL coil	6
		2.4.2	Using OUT to drive an STL coil	7
	2.5	Rules	and Techniques For STL programs	7
		2.5.1	Basic Notes On The Behavior Of STL programs	7
		2.5.2	Single Signal Step Control	9
	2.6	Restri	ictions Of Some Instructions When Used With STL	9
	2.7	Using	STL To Select The Most Appropriate Program	10
	2.8	Using	STL To Activate Multiple Flows Simultaneously	11
	2.9	Gener	ral Rules For Successful STL Branching	12
	2.10	Progra	amming Examples	15
		2.10.1	A Simple STL Flow	15
		2.10.2	A Selective Branch/ First State Merge Example Program	16
	2 11	Adva	nced STL Use	19

2 STL Programming

This chapter differs from the rest of the contents in this manual as it has been written with a training aspect in mind. STL/SFC programming, although having been available for many years, is still misunderstood and misrepresented. We at Mitsubishi would like to take this opportunity to try to correct this oversight as we see STL/SFC programming becoming as important as ladder style programming.


2.1 What is STL, SFC And IEC1131 Part 3?

The following explanation is very brief but is designed to quickly outline the differences and similarities between STL, SFC and IEC1131 part 3. In recent years Sequential Function Chart (or SFC) style programming (including other similar styles such as Grafcet and Function plan) have become very popular through out Europe and have prompted the creation of IEC1131 part 3. The IEC1131 SFC standard has been designed to become an interchangeable programming language. The idea being that a program written to IEC1131 SFC standards on one manufacturers PLC can be easily transferred (converted) for use on a second manufacturers PLC.STL programming is one of the basic programming instructions included in all FX PLC family members. The abbreviation STL actually means Step Ladder programming. STL programming is a very simple concept to understand yet can provide the user with one of the most powerful programming techniques possible. The key to STL lies in its ability to allow the programmer to create an operational program which 'flows' and works in almost exactly the same manner as SFC. This is not a coincidence as this programming technique has been developed deliberately to achieve an easy to program and monitor system. One of the key differences to Mitsubishi's STL programming system is that it can be entered into a PLC in 3 formats. These are:

- I) Instruction a word/mnemonic entry system
- II) Ladder a graphical program construction method using a relay logic symbols
- III) SFC a flow chart style of STL program entry (similar to SFC)

General note:

 IEC1131-3: 03.1993 Programmable controllers; part 3: programming languages. The above standard is technically identical to the 'Euro-Norm' EN61131-3: 07.1993



2.2 How STL Operates

As previously mentioned, STL is a system which allows the user to write a program which functions in much the same way as a flow chart, this can be seen in the diagram opposite.


STL derives its strength by organizing a larger program into smaller more manageable parts. Each of these parts can be referred to as either a state or a step. To help identify the states, each is given a unique identification number. These numbers are taken from the state relay devices (see page 4-6 for more details).

2.2.1 Each step is a program

Each state is completely isolated from all other states within the whole program. A good way to envisage this, is that each state is a separate program and the user puts each of those programs together in the order that they require to perform their task. Immediately this means that states can be reused many times and in different orders. This saves on programming time AND cuts down on the number of programming errors encountered.

A Look inside an STL

On initial inspection the STL program looks as if it is a rather basic flow diagram. But to find out what is really happening the STL state needs to be put 'under a microscope' so to peak. When a single state is examined in more detail, the sub-program can be viewed. With the exception of the STL instruction, it will be immediately seen that the STL sub-program looks just like ordinary programming.



- ¹ The STL instruction is shown as a 'fat' normally open contact. All programming after an STL instruction is only active when the associated state coil is active.
- ² The transition condition is also written using standard programming. This idea re-enforces the concept that STL is really a method of sequencing a series of events or as mentioned earlier 'of joining lots of smaller programs together'.

Combined SFC Ladder representation


Sometimes STL programs will be written in hard copy as a combination of both flow diagram and internal sub-program. (example shown below).

Identification of contact states

- Please note the following convention is used:
 - Normally Open contact
 - Normally Closed contact

Common alternatives are 'a' and 'b' identifiers for normally Open, Normally Closed states or

often a line drawn over the top of the Normally Closed contact name is used, e.g.X000.




2.3 How To Start And End An STL Program

Before any complex programming can be undertaken the basics of how to start and more importantly how to finish an STL program need to be examined.

2.3.1 Embedded STL programs

An STL style program does not have to entirely replace a standard ladder logic program. In fact it might be very difficult to do so. Instead small or even large section of STL program can be entered at any point in a program. Once the STL task has been completed the program must go back to processing standard program instructions until the next STL program block. Therefore, identifying the start and end of an STL program is very important.




2.3.2 Activating new states

Once an STL step has been selected, how is it used and how is the program 'driven'? This is not so difficult; if it is considered that for an STL step to be active its associated state coil must be ON. Hence, to start an STL sequence all that has to be done is to

drive the relevant state ON.


There are many different methods to drive a state, for example the initial state coils could be pulsed, SET or just included in an OUT instruction. However, within Mitsubishi's STL programming language an STL coil which is SET has a different meaning than one that is included in an OUT instruction.



Note: For normal STL operation it is recommended that the states are selected using the SET instruction. To activate an STL step its state coil is SET ON.

Initial Steps

For an STL program which is to be activated on the initial power up of the PLC, a trigger similar to that shown opposite could be used, i.e. using M8002 to drive the setting of the initial state.



The STL step started in this manner is often referred to as the initial step. Similarly, the step activated first for any STL sequence is also called the initial step.


2.3.3 Terminating an STL Program

Once an STL program has been started the programmable controllers CPU will process all following instructions as being part of that STL program. This means that when a second program scan is started the normal instructions at the beginning of the program are considered to be within the STL program. This is obviously incorrect and the CPU will proceed to identify a programming error and disable the programmable controllers operation.

This scenario may seem a little strange but it does make sense when it is considered that the STL program must return control to the ladder program after STL operation is complete. This means the last step in an STL program needs to be identified in some way.

Returning to Standard Ladder

This is achieved by placing a RET or RETurn instruction as the last instruction in the last STL step of an STL program block. This instruction then returns



programming control to the ladder sequence.

Note: The RET instruction can be used to separate STL programs into sections, with standard ladder between each STL program. For display of STL in SFC style format the RET instruction is used to indicate the end of a complete STL program.

2.4 Moving Between STL Steps


To activate an STL step the user must first drive the state coil. Setting the coil has already been identified as a way to start an STL program, i.e. drive an initial state. It was also noted that using an OUT statement to driving a state coil has a different meaning to the SET instruction. These differences will now be explained:

2.4.1 Using SET to drive an STL coil

SET is used to drive an STL state coil to make the step active. Once the current STL

step activates a second following step, the source STL coil is reset. Hence, although SET is used to activate a state the resetting is automatic.


However, if an STL state is driven by a series of standard ladder logic instructions, i.e. not a preceding STL state, then standard programming rules apply. In the example shown opposite S20 is not reset even after S30 or S21 have been driven In addition, if S20 is turned OFF, S30 will also stop operating. This is because S20 has not been used as an STL state. The



first instruction involving the status of S20 is a standard Load instruction and NOT an STL instruction.

Note:

If a user wishes to forcibly reset an STL step, using the RST or ZRST (FNC40) instructions would perform this task



- SET is used to drive an immediately following STL step which typically will have a larger STL state number than the current step.
- SET is used to drive STL states which occur within the enclosed STL program flow, i.e. SET is not used to activate a state which appears in an unconnected, second STL flow diagram.

.

2.4.2 Using OUT to drive an STL coil

This has the same operational features as using SET. However, there is one major function which SET is not used. This is to make what is termed 'distant jumps'.

OUT is used for loops and jumps


If a user wishes to 'jump' back up a program, i.e. go back to a state which has already been processed, the OUT instruction would be used with the appropriate STL state number.


Alternatively the user may wish to make a large 'jump' forwards skipping a whole section of STL programmed states.

Out is used for distant jumps

If a step in one STL program flow was required to trigger a step in a second, separate STL program flow the OUT instruction would be used.

Note: Although it is possible to use SET for jumps and loops use of OUT is needed for display of STL in SFC like structured format.






2.5 Rules and Techniques For STL programs

It can be seen that there are a lot of advantages to using STL style programming but there are a few points a user must be aware of when writing the STL sub-programs. These are highlighted in this section.

2.5.1 Basic Notes On The Behavior Of STL programs

- When an STL state becomes active its program is processed until the next step is triggered. The contents of the program can contain all of the programming items and features of a standard ladder program, i.e. LoaD, AND OR, OUT, ReSeT etc., as well as applied instructions.
- When writing the sub-program of an STL state, the first vertical 'bus bar' after the STL instruction can be considered in a similar manner as the left hand bus bar of a standard ladder program.

Each STL step makes its own bus bar. This means that a user, cannot use an MPS instruction directly after the STL instruction (see 1), i.e. There needs to be at least a




single contact before the MPS instruction.

Note: Using out coils and even applied instructions immediately after an STL instruction is permitted.


 In normal programming using dual coils is not an acceptable technique. However repetition of a coil in separate STL program blocks is allowed.
 This is because the user can take advantage of the STL's unique feature of isolating all STL steps except the active STL steps.

This means in practice that there will be no conflict between dual coils. The example opposite shows M11 used twice in a single STL flow.



Caution: The same coil should NOT be programmed in Steps that will be active at the same time as this will result in the same problem as other dual coils.

 When an STL step transfers control to the next STL step there is a period (one scan) while both steps are active. This can cause problems with dual coils; particularly timers.
 If timers are dual coiled care must be taken to ensure that the timer operation is completed during the active STL step.



If the same timer is used in consecutive steps then it is possible that the timer coil is never deactivated and the contacts of the timer will not be reset leading to incorrect timer operation.

The example opposite identifies an unacceptable use of timer T001. When control passes from S30 to S31 T001 is not reset because its coil is still ON in the new step.

Note: As a step towards ensuring the correct operation of the dual timers they should not be used in consecutive STL steps.

Following this simple rule will ensure each timer will be reset correctly before its next operation.

 As already mentioned, during the transfer between steps, the current and the selected steps will be simultaneously active for one program scan. This could be thought of as a hand over or handshaking period.

Y10 S30 Y11 Y11 S31 Y10 Y10

This means that if a user has two outputs contained in consecutive steps which must NOT be active

simultaneously they must be interlocked. A good example of this would be the drive signals to select a motors rotation direction. In the example Y11 and Y10 are shown interlocked with each other.

2.5.2 Single Signal Step Control


Transferring between active STL steps can be controlled by a single signal.

Using locking devices

In this example it is necessary to program separate locking devices, and the controlling signal must only pulse ON. This is to prevent the STL programs from running through.

The example shown below identifies the general program required for this method.

- S30 is activated when M0 is first pulsed ON.
- The operation of M1 prevents the sequence from continuing because although M0 is ON, the transfer requirements need M0 to be ON and M1 to be OFF.
- After one scan the pulsed M0 and the 'lock' device M1 are reset.



- On the next pulse of M0 the STL step will transfer program control from S31 to the next step in a similar manner. This time using M2 as the 'lock' device because dual coils in successive steps is not allowed.
- The reason for the use of the 'lock' devices M1 and M2 is because of the handshaking period when both states involved in the transfer of program control are ON for 1 program scan. Without the 'locks' it would be possible to immediately skip through all of the STL states in one go!

2.6 Restrictions Of Some Instructions When Used With STL

Although STL can operate with most basic and applied instructions there are a few exceptions. As a general rule STL and MC-MCR programming formats should not be combined. Other instruction restrictions are listed in the table below.

	Basic Instructions			
		LD/LDI/LDP/LDF,AND	ANB/ORB	MC/
Operation	onal State	/ANI/ANDP/ANDF/OR/	/MPS/	MCR
		ORI/ORF, INV, OUT/SE	MRD/MPP	
		T/RST,PLS/PLF		
Initial and general	L CTI			
states	STL SET S**			Х

Branching and merging states	Output processing	STL SET S**		X
	Transfer processing	STL SET S**	X	X

Restrictions on using applied instructions

Most applied instructions can be used within STL programs. Attention must be paid
to the way STL isolates each non-active step. It is recommended that when applied
instructions are used their operation is completed before the active STL step
transfers to the next step.

Other restrictions are as follows:


- FOR NEXT structures can not contain STL program blocks.
- Subroutines and interrupts can not contain STL program blocks.
- STL program blocks can not be written after an FEND instruction.
- FOR NEXT instructions are allowed within an STL program with a nesting of up to 4 levels.

Using 'jump' operations with STL


 Although it is possible to use the program jump operations (CJ instruction) within STL program flows, this causes additional and often unnecessary program flow complications. To ensure easy maintenance and quick error finding it is recommended that users do not write jump instructions into their STL programs.

2.7 Using STL To Select The Most Appropriate Program

So far STL has been considered as a simple flow charting programming language. One of STL's exceptional features is the ability to create programs which can have several operating modes. For example certain machines require a selection of 'manual' and 'automatic' modes, other machines may need the ability to select the operation or manufacturing processes required to produce products 'A', 'B', 'C', or 'D'. STL achieves this by allowing multiple program branches to originate from one STL state. Each branch is then programmed as an individual operating mode, and because each operating mode should act individually, i.e. there should be no other modes active; the selection of the program branch must be mutually exclusive. This type of program construction is called "Selective Branch Programming". An example instruction program can be seen below, (this is the sub-program for STL state S20 only) notice how each branch is SET by a different contact.




A programming construction to split the program flow between different branches is very useful but it would be more useful if it could be used with a method to rejoin a set of individual branches.



This type of STL program construction is called a "First State Merge" simply because the first state (in the example S29, S39 or S49) to complete its operation will cause the merging state (S50) to be activated. It should be noticed how each of the final STL states on the different program branches call the same "joining" STL state.

2.8 Using STL To Activate Multiple Flows Simultaneously



In the previous branching technique, it was seen how a single flow could be selected from a group. The following methods describe how a group of individual flows can be activated simultaneously. Applications could include vending machines which have to perform several tasks at once, e.g.

boiling water, adding different taste ingredients (coffee, tea, milk, sugar) etc. In the example below when state S20 is active and X0 is then switched ON, states S21, S31 and S41 are ALL SET ON as the next states. Hence, three separate, individual, branch flows


are 'set in motion' from a single branch point. This programming technique is often called a 'Parallel Branch'. To aid a quick visual distinction, parallel branches are marked with horizontal, parallel lines.

When a group of branch flows are activated, the user will often either;

- a) 'Race' each flow against its counter parts. The flow which completes fastest would then activate a joining function ("First State Merge" described in the previous section) OR
- b) The STL flow will not continue until ALL branch flows have completed there tasks. This is called a 'Multiple State Merge'.

An explanation of Multiple State Merge now follows below.

In the example below, states S29, S39 and S49 must all be active. If the instruction list is viewed it can be seen that each of the states has its own operating/processing instructions but that also additional STL instructions have been linked together (in a similar concept as the basic AND instruction). Before state S50 can be activated the trigger conditions must




also be active, in this example these are X10, X11 and X12. Once all states and input conditions are made the merging or joining state can be SET ON. As is the general case, all of the states used in the setting procedure are reset automatically Because more than one state is being simultaneously joined with further states (some times

described as a parallel merge),a set of horizontal parallel lines are used to aid a quick visual recognition.


2.9 General Rules For Successful STL Branching

For each branch point 10 further branches may be programmed. There are no limits to the number of states contained in a single STL flow. Hence, the possibility exists for a single initial state to branch to 10 branch flows which in turn could each branch to a further 8 branch flows etc. If the programmable controllers program is read/written using instruction





or ladder formats the above rules are acceptable. However, users of the programming package who are utilizing the STL programming feature are constrained by further restrictions to enable automatic STL program conversions (please see page 3-15 for more details).

When using branches, different types of branching /merging cannot be mixed at the same branch point. The item marked with a 'S' are transfer condition which are not permitted. The following branch configurations/modifications are recommended:



Further recommended program change:






2.10 Programming Examples


2.10.1 A Simple STL Flow

Example for sequential start and stop

The motors engage in operation from M1~M4, then stop adversely from M4~M1. SFC program transfer the states based on single flow.




Such flow can be programmed by selectively activating multiple flows and inactivating them. The direction of the flow should be from up to bottom. All the flow can not be crossed except branching line or meeting line.



For instance, when X001 in S20 is ON and S32 is activated, the program will directly jump to S27. It is necessary to add a idle state for the branch should include one or more state.

2.10.2 A Selective Branch/ First State Merge Example Program

The following example depicts an automatic sorting robot. The robot sorts two sizes of ball bearings from a mixed 'source pool' into individual storage buckets containing only one type of ball bearing.




The sequence of physical events (from initial power On) are:

- 1) The pickup arm is moved to its zero-point when the start button (X12) is pressed. When the pickup arm reaches the zero-point the zero-point lamp (Y7) is lit.
- 2) The pickup arm is lowered (Y0) until a ball is collected (Y1). If the lower limit switch (X2) is made a small ball bearing has been collected; consequently no lower limit switch signal means a large ball bearing has been collected. Note, a proximity switch (X0) within the 'source pool' identifies the availability of ball bearings.
- 3) Depending on the collected ball, the pickup arm retracts (output Y2 is operated until X3 is received) and moves to the right (Y3) where it will stop at the limit switch (X4 or X5) indicating the container required for storage.
- 4) The program continues by lowering the pickup arm (Y0) until the lower limit switch (X2) is reached.
- 5) The collected ball being is released (Y1 is reset).
- 6) The pickup arm is retracted (Y2) once more.
- 7) The pickup arm is traversed back (Y4) to the zero-point (X1).

Points to note

- The Selective Branch is used to choose the delivery program for either small ball bearings or large ball bearings. Once the destination has been reached (i.e. step S24 or S27 has been executed) the two independent program flows are rejoined at step S30.
- The example program shown works on a single cycle, i.e. every time a ball is to be retrieved the start button (X12) must be pressed to initiate the cycle. Full STL flow

diagram/program.



2.11 Advanced STL Use

STL programming can be enhanced by using the Initial State Applied Instruction. This instruction has a mnemonic abbreviation of IST and a special function number of 60. When the IST instruction is used an automatic assignment of state relays, special auxiliary relays (M coils) is made. The IST instruction provides the user with a pre-formatted way of creating a multi-mode program. The modes available are:

- a) Automatic:
 - Single step
 - Single cycle
 - Continuous
- b) Manual:
 - Operator controlled
 - Zero return

3	Dev	vices in Detail							
	3.1	Inpu	3						
	3.2	Outp	outs	3					
	3.3	Auxiliary Relays							
		3.3.1	General Stable State Auxiliary Relays	4					
		3.3.2	Battery Backed/ Latched Auxiliary Relays	4					
		3.3.3	Special Diagnostic Auxiliary Relays	5					
		3.3.4	Special Single Operation Pulse Relays	5					
	3.4	State	e Relays	6					
		3.4.1	General Stable State - State Relays	6					
		3.4.2	Battery Backed/ Latched State Relays	6					
		3.4.3	STL Step Relays	7					
		3.4.4	Annunciator Flags	7					
	3.5	Poin	iters	9					
	3.6	Inter	rrupt Pointers	10					
		3.6.1	Input Interrupts	10					
		3.6.2	Timer Interrupts	11					
		3.6.3	Disabling Individual Interrupts	11					
		3.6.4	Counter Interrupts	11					
	3.7	Cons	stant K	12					
	3.8	Cons	stant H	12					
	3.9	Time	ers	13					
		3.9.1	General timer operation	13					
		3.9.2	Selectable Timers	14					
		3.9.3	Retentive Timers	14					
		3.9.4	Timers Used in Interrupt and 'CALL' Subroutines	14					
		3.9.5	Timer Accuracy	14					
	3.10) Cour	nters	16					
		3.10.1	General/ Latched 16bit UP Counters	16					
		3.10.2	General/ Latched 32bit Bi-directional Counters	17					
	3.11	High	n Speed Counters	18					
		3.11.1	Basic High Speed Counter Operation	18					
	3.12	2 Data	a Registers	19					
		3.12.1	General Use Registers	19					
		3.12.2	Special Diagnostic Registers	20					
		3.12.3	Externally Adjusted Registers	21					
	3.13	Inde:	21						
		3.13.1	Modifying a Constant	22					
		3.13.2	Misuse of the Modifiers	23					
		3.13.3	Using Multiple Index Registers	23					
	3.14	Bits,	, Words, BCD and Hexadecimal	23					
		3.14.1	Bit Devices, Individual and Grouped	24					
		3.14.2	Word Devices	25					
		3.14.3	Interpreting Word Data	25					

3.14.4	Two's Compliment	27
3.15 Float	ing Point And Scientific Notation	28
3.15.1	Scientific Notation	29
3 15 2	Floating Point Format	30

3 Devices in Detail

3.1 Inputs

Device Mnemonic: X

Purpose: Representation of physical inputs to the programmable controller (PLC)

Alias: I/P Inp (X) Input

Input contact

Available forms: NO (1) and NC (2) contacts only

Devices numbered in: Octal, i.e. X0 to X7, X10 to X17

Further uses: None Available devices:

• Please see the information point on **3.2**, Outputs. Alternatively refer to the relevant tables for the selected PLC in chapter 7.

3.2 Outputs

Device Mnemonic: Y

Purpose: Representation of physical outputs from the programmable controller

lias: O/P

Otp

Out (Y)

Output (Y)

Output (coil/ relay/ contact)

X0 X1 Y10 Y10 (2)

Available forms: NO (1) and NC contacts and output coils (2)

Devices numbered in: Octal, i.e. Y0 to Y7, Y10 to Y17

Further uses: None Available devices:

PLC Inputs/outputs	20 points	30 points	40 points	60 points	Max
X (X000~X267	X000~X013	X000~X017	X000~X027	X000~X043	X000~X177
184 points)	12 points	16 points	24 points	36 points	128 points
Y(Y000~Y267	Y000~Y007	Y000~Y005	Y000~Y017	Y000~Y027	Y000~Y177
184 points)	8 points	14 points	16 points	24 points	128 points

 For more information about the device availability for individual PLC's, please see chapter 7.

3.3 Auxiliary Relays


Device Mnemonic: M

Purpose: Internal programmable controller status flag

Alias: Auxiliary (coil/ relay/ contact/ flag)

M (coil/ relay/ contact /flag)

M (bit) device



Available forms: NO (1) and NC contacts and output coils (2)

Devices numbered in: Decimal, i.e. M0 to M9, M10 to M19 Further uses: General stable state auxiliary relays - see 3.3.1

> Battery backed/ latched auxiliary relays - see 3.3.2 Special diagnostic auxiliary relays - see 3.3.3

3.3.1 General Stable State Auxiliary Relays

A number of auxiliary relays are used in the PLC. The coils of these relays are driven by device contacts in the PLC in the same manner that the output relays are driven in the program.

All auxiliary relays have a number of electronic NO and NC contacts which can be used by the PLC as required. Note that these contacts cannot directly drive an external load. Only output relays can be used to do this.

	General auxiliary	Battery backed	Battery backed	Special auxiliary
	relay 1	/latched relay 2	/latched relay 3	relay
М	M0~M499	M500~M1023	M1024~M7679	M8000~M8511
IVI	500 points	524 points	6656 points	512 points


- 1: Non-retentive. However, the retentive-device range can be modified through PC-LINK parameter setting.
- 2: Retentive. However, the retentive-device range can be modified through PC-LINK parameter setting.
- 3: Retentive range is fixed, that is it can not be modified through PC-LINK.

For more information about device availability for individual PLC's, please see chapter 7.

3.3.2 **Battery Backed/Latched Auxiliary Relays**

There are a number of battery backed or latched relays whose status is retained in battery backed or EEPROM memory. If a power failure should occur all output and

general purpose relays are switched off. When operation is resumed the previous status of these relays is restored. The example shows a self retaining circuit. Relay M507 is activated when X0 is turned ON. If X0 is turned OFF after the activation of M507, the ON status of M507 is self



retained, i.e. the NO contact M507 drives the coil M507.

However, M507 is reset (turned OFF) when the input X1 is turned ON, i.e. the NC contact is broken.

A SET and RST (reset) instruction can be used to retain the status of a relay being activated momentarily.

External loads:

• Auxiliary relays are provided with countless number of NO contact points and NC contact points. These are freely available for use through out a PLC program. These contacts cannot be used to directly drive external loads. All external loads should be driven through the use of direct (Y) outputs.

3.3.3 Special Diagnostic Auxiliary Relays

A PLC has a number of special auxiliary relays. These relays all have specific functions and are classified into the following two types.

- a) Using contacts of special auxiliary relays
 - Coils are driven automatically by the PLC. Only the contacts of these coils may be used by a user defined program.

Examples: M8000: RUN monitor (ON during run)

M8002: Initial pulse (Turned ON momentarily when PLC starts)

M8012: 100 msec clock pulse

- b) Driving coils of special auxiliary relays
 - A PLC executes a predetermined specific operation when these coils are driven by the user.

Examples: M8033: All output statuses are retained when PLC operation is stopped

M8034: All outputs are disabled

M8039: The PLC operates under constant scan mode


Available devices:

• Not all PLC's share the same range, quantity or operational meaning of diagnostic auxiliary relays. Please check the availability and function before using any device.

3.3.4 Special Single Operation Pulse Relays

When used with the pulse contacts LDP, LDF, etc., M devices in the range M2800 to M3072 have a special meaning. With these devices, only the next pulse contact instruction after the device coil is activated.

M0 TO M2799



Turning ON X0 causes M0 to turn ON Contacts o1, o2 and o3 are pulse contacts and activate for 1 scan.

Contact o4 is a normal LD contact and activates while M0 is ON

3.4 State Relays


Device Mnemonic: S

Purpose: Internal programmable controller status flag

Alias: State (coil/ relay/ contact/ flag) S (coil/ relay/ contact /flag)

STL step (coil/ relay/ contact /flag)

Annunciator flag



Available forms: NO (1) and NC contacts and output coils (2)

Devices numbered in: Decimal, i.e. S0 to S9, S10 to S19 **Further uses:** General stable state - state relays - see **3.4.1**

Battery backed/ latched state relays - see 3.4.2

STL step relays - see **3.4.3** Annunciator flags - see **3.4.4**

3.4.1 General Stable State - State Relays

A number of state relays are used in the PLC. The coils of these relays are driven by device contacts in the PLC in the same manner that the output relays are driven in the program. All state relays have a number of electronic NO and NC contacts which can be used by the PLC as required. Note that these contacts cannot directly drive an external load. Only output relays can be used to do this.

Available devices:

• Please see the information point **3.4.2** 'Battery backed/ latched state relays', or see the relevant tables for the selected PLC in chapter 7

3.4.2 Battery Backed/ Latched State Relays

There are a number of battery backed or latched relays whose status is retained in battery backed or EEPROM memory. If a power failure should occur all output and general purpose relays are switched off. When operation is resumed the previous status of these relays is restored.

Available devices:

	,	Annunciator relay 2
 	 S500 ~ S4095 3596 points	S900 ~ S999 100 points

- 1: Non-retentive. However, the retentive-device range can be modified through PC-LINK parameter setting.
- 2: Retentive. However, the retentive-device range can be modified through PC-LINK parameter setting.
- For more information about device availability for individual PLC's, see chapter 7.


External loads:

State relays are provided with countless number of NO contact points and NC

contact points, and are freely available for use through out a PLC program. These contacts cannot be used to directly drive external loads. All external loads should be driven through the use of direct (ex. Y) outputs.

3.4.3 STL Step Relays

States (S) are very important devices when programming step by step process control. They are used in combination with the basic instruction STL. When all STL style programming is used certain states have a pre-defined operation. The step identified as ¹ in the figure opposite is called an 'initial state'. All other state steps are then used to build up the full STL function plan. It should be remembered that even though remaining state steps are used in an STL format, they still retain their general or latched operation status. The range of available devices is as specified in the information point of the previous section.



Assigned states:

• When the applied instruction IST (Initial state function 60) is used, the following state devices are automatically assigned operations which cannot be changed directly by a users program:

S0 : Manual operation initial state

S1 : Zero return initial state

S2 : Automatic operation initial state

S10 to S19: Allocated for the creation of the zero return program sequence

Monitoring STL programs:

• To monitor the dynamic-active states within an STL program, special auxiliary relay M8047 must be driven ON.

STL/SFC programming:

• For more information on STL/SFC style programming, please see chapter 2.

IST instruction:

For more information on the IST instruction please see 4.7.1

3.4.4 Annunciator Flags

Some state flags can be used as outputs for external diagnosis (called annunciation) when certain applied instructions are used. These instructions are;

ANS function 46: Annunciator Set - see 4.5.7

ANR function 47: Annunciator Reset - see 4.5.8

When the annunciator function is used the controlled state flags are in the range S900 to S999 (100 points). By programming an external diagnosis circuit as shown below, and monitoring special data register D8049, the lowest activated state from the annunciator range will be displayed.


Each of the states can be assigned to signify an error or fault condition. As a fault occurs the associated state is driven ON. If more than one fault occurs simultaneously, the lowest fault number will be displayed. When the active fault is cleared the next lowest fault will then be processed.

This means that for a correctly prioritized diagnostic system the most dangerous or damaging faults should activate the lowest state flags, from the annunciator range. All state flags used for the annunciator function fall in the range of battery backed/ latched state registers.

Monitoring is enabled by driving special auxiliary relay M8049 ON.

State S900 is activated if input X0 is not driven within one second after the output Y0 has been turned ON.

State S901 is activated when both inputs X1 and X2 are OFF for more than two seconds. If the cycle time of the controlled machine is less than ten seconds, and input X3 stays ON, state



S902 will be set ON if X4 is not activated within this machine cycle time.

If any state from S900 to S999 is activated, i.e. ON, special auxiliary relay M8048 is activated to turn on failure indicator output Y10.

The states activated by the users error / Failure diagnosis detection program, are turned OFF by activating input X5. Each time X5 is activated, the active annunciator states are reset in ascending order of state numbers

3.5 Pointers

Device Mnemonic: P

Purpose: Program flow control

Alias: Pointer

Program pointer: P

Available forms: Label: appears on the left of the left hand bus bar when the program is

viewed in ladder mode.

Devices numbered in: Decimal, i.e. P0 to P9, P10 to P19


Further uses: Can be used with conditional jump statements (CJ function 00)


- see **4.1.1** and item ¹ on the example device usage diagram.

Can be used with call statements

- see **4.1.2** and item ² on the example device usage diagram

Example device usage:





Available devices:

PLC has 256 pointers; available from the range of P0 to P255.

Jumping to the end of the program:

 When using conditional jump instructions (CJ, function 00) the program end can be jumped to automatically by using the pointer P63 within the CJ instruction. Labeling the END instruction with P63 is not required.

Device availability:

• For more information about device availability for individual PLC's, please see chapter 7.

3.6 Interrupt Pointers

Device Mnemonic: I

Purpose: Interrupt program marker

Alias: Interrupt

High speed interrupt: I

Available forms: Label: appears on the left of the left hand bus bar when the program is

viewed in ladder mode

Devices numbered in: Special numbering system based on interrupt device used and input

triggering method


Further uses: Input interrupts - see 3.6.1

Timer interrupts - see 3.6.2

Disabling interrupts - see 3.6.3

Counter interrupts - see 3.6.4

Example device usage:



Additional applied instructions:

- Interrupts are made up of an interrupt device, an interrupt pointer and various usage of three, dedicated interrupt applied instructions;
- IRET function 03: interrupt return see 4.1.4
- El function 04: enable interrupt see 4.1.4
- DI function 05: disable interrupt see 4.1.4

Nested levels:


 While an interrupt is processing all other interrupts are disabled. To achieve nested interrupts the EI-DI instruction must be programmed within an interrupt routine. Interrupts can be nested for two levels.

Pointer position:

 Interrupt pointers may only be used after an FEND instruction (first end instruction, function 06).

3.6.1 Input Interrupts

Identification of interrupt pointer number:



Example: I001


The sequence programmed after the label (indicated by the l001 pointer) is executed on the leading or rising edge of the input signal X0. The program sequence returns from the interruption program when an IRET instruction is encountered.

Rules of use:

- The following points must be followed for an interrupt to operate;
- Interrupt pointers cannot have the same number in the '100's' position, i.e. I100 and I101 are not allowed.
- The input used for the interrupt device must not coincide with inputs already allocated for use by other high speed instructions within the user program.

3.6.2 Timer Interrupts

Identification of interrupt pointer number:



Example: I610

The sequence programmed after the label (indicated by the I610 pointer) is executed at intervals of 10msec. The program sequence returns from the interruption program when an IRET instruction is encountered.

Rules of use:

- The following points must be followed for an interrupt to operate;
- Interrupt pointers cannot have the same number in the '100's' position, i.e. I610 and I650 are not allowed.

3.6.3 Disabling Individual Interrupts

Individual interrupt devices can be temporarily or permanently disabled by driving an associated special auxiliary relay. The relevant coils are identified in the tables of devices in chapter 5. However for all PLC types the head address is M8050, this will disable interrupt I0

Driving special auxiliary relays:


 Never drive a special auxiliary coil without first checking its use. Not all PLC's assign the same use to the same auxiliary coils.

Disabling high speed counter interrupts

 These interrupts can only be disabled as a single group by driving M8059 ON. Further details about counter interrupts can be found in the following section.

3.6.4 Counter Interrupts

Identification of interrupt pointer number:



Example:

The sequence programmed after the label (indicated by the I030 pointer) is executed once the value of High Speed Counter C255



reaches/equals the preset limit of K100 identified in the example HSCS.

Additional notes:

- Please see the following pages for more details on the HSSC applied instruction.
- High Speed Counter Set, HSCS FNC 53 see 4.6.4

3.7 Constant K

Device Mnemonic: K

Purpose: Identification of constant decimal values

Alias: Constant

K (value/ constant)

Κ

Available forms: Numeric data value, when used for 16bit data, values can be selected from

the range -32,768 to +32,767. For 32bit data, values from the range

-2,147,483,648 to +2,147,483,647 can be used.

Devices numbered in: N/A. This device is a method of local instruction data entry.

There is no limit to the number of times it can be used.

Further uses: K values can be used with timers, counters and applied instructions

Example device usage: N/A

3.8 Constant H

Device Mnemonic: H

Purpose: Identification of constant hexadecimal values

Alias: Constant

H (value/ constant)
Hex (value/ constant)

Н

Available forms: Alpha-numeric data value, i.e. 0 to 9 and A to F (base 16). When used for 16bit data, values can be selected from the range 0 to FFFF.For 32bit data,

values from the range 0 to FFFFFFF can be used.

Devices numbered in: N/A. This device is a method of local instruction data entry.

There is no limit to the number of times it can be used.

Further uses: Hex values can be used with applied instructions

Example device usage: N/A

3.9 Timers

Device Mnemonic: T **Purpose:** Timed durations

Alias: Timer(s)

Τ

Available forms: A driven coil sets internal PLC contacts (NO and NC contacts available).

Various timer resolutions are possible, from 1 to 100 msec, but availability and quantity vary from PLC to PLC. The following variations are also available:


Selectable timer resolutions - see 3.9.2

Retentive timers - see 3.9.3

Timers used in interrupt and 'CALL' subroutines - see 3.9.4

Devices numbered in: Decimal, i.e T0 to T9, T10 to T19.

Further uses: None Example device usage:



Available devices:

function	100ms type 0.1~3276.7s	10ms type 0.01~327.67s	1ms accumulating type 0.001~32.767s	100ms accumulating type 0.1~3276.7s	1 ms type	Potentiometer 0~1024
general	T0~T199					
For	T192~T199	T200~T245	T246~T249	T250~T255	T256~T511	2 point
sub-routine	1192~1199					

Timer accuracy:

• See **3.9.5**

3.9.1 General timer operation

Timers operate by counting clock pulses (1, 10 and 100 msec). The timer output contact is activated when the count data reaches the value set by the constant K. The overall duration or elapsed time, for a timers operation cycle, is calculated by multiplying the present value by the timer resolution, i.e.

A 10 msec timer with a present value of 567 has actually been operating for:

567× 10 msec

 $567 \times 0.01 \text{ sec} = 5.67 \text{ seconds}$

Timers can either be set directly by using the constant K to specify the maximum duration or indirectly by using the data stored in a data register (ex. D). For the indirect setting, data registers which are battery backed/ latched are usually used; this ensures no loss of data during power down situations. If however, the voltage of the battery used to perform the battery backed service, reduces excessively, timer malfunctions may occur.

3.9.2 Selectable Timers

On certain programmable controllers, driving a special auxiliary coil redefines approximately half of the 100 msec timers as 10 msec resolution timers. The following PLC's and timers are subject to this type of selection.

3.9.3 Retentive Timers

A retentive timer has the ability to retain the currently reached present value even after the drive contact has been removed. This means that when the drive contact is re-established a retentive timer will continue from where it last reached. Because the retentive timer is not reset when the drive contact is removed, a forced reset must be used. The following diagram shows this in a graphical format.

Non-retentive timer operation

X000


T20

K123

Present value

Y000

Retentive timer operation



Using timers in interrupt or 'CALL' subroutines:

Please see 3.9.4

3.9.4 Timers Used in Interrupt and 'CALL' Subroutines

If timers T192 to T199 and T246 to T249 are used in a CALL subroutine or an interruption routine, the timing action is updated at the point when an END instruction is executed. The output contact is activated when a coil instruction or an END instruction is processed once the timers current value has reached the preset (maximum duration) value.

Timers other than those specified above cannot function correctly within the specified circumstances.

When an interrupt timer (1 msec resolution) is used in an interrupt routine or within a 'CALL' subroutine, the output contact is activated when the first coil instruction of that timer is executed after the timer has reached its preset (maximum duration) value.

3.9.5 Timer Accuracy

Timer accuracy can be affected by the program configuration. That is to say, if a timer contact is used before its associated coil, then the timer accuracy is reduced.


The following formulas give maximum and minimum errors for certain situations.

However, an average expected error would be approximately;

 $1.5 \times$ The program scan time

Condition 1:

The timer contact appears after the timer coil.



Maximum timing error:


2 × Scan time + The input filter time

Minimum timing error:

Input filter time - The timer resolution

Condition 2:

The timer contact appears before the timer coil.



Maximum timing error:

3 × Scan time + The input filter time

Minimum timing error:

Input filter time- The timer resolution

Internal timer accuracy:

- The actual accuracy of the timing elements within the PLC hardware is;
- \pm 10 pulses per million pulses. This means that if a 100 msec timer is used to time a single day, at the end of that day the timer will be within 0.8 seconds of the true 24 hours or 86,400 seconds. The timer would have processed approximately 864,000; 100 msec

3.10 Counters

Device Mnemonic: C

Purpose: Event driven delays

Alias: Counter(s)

С

Available forms: A driven coil sets internal PLC contacts (NO and NC contacts available).

Various counter resolutions are possible including; General/latched 16bit up counters - see **3.10.1**


General/latched 32bit bi-directional counters - see 3.10.2

(The availability and use of all these counters is PLC specific – please

check availability before use)

Devices numbered in: Decimal, i.e C0 to C9, C10 to C19

Further uses: None Example device usage:



Available devices:

General 16bit up counter	Lateched 16bit up counter	Lateched 32bit up counter
0~32,767	0~32,767	-2,147,483,648~+2,147,483,647
C0~C099	C100~C199	C200-C255

High speed counters:

For high speed counters please see 3.11

Setting ranges for counters:


• 16bit counters: -32,768 to +32,767


• 32bit counters: -2,147,483,648 to +2,147,483,647

3.10.1 General/Latched 16bit UP Counters

The current value of the counter increases each time coil C0 is turned ON by X011. The output contact is activated when the coil is turned ON for the tenth time (see diagram). After this, the counter data remains Unchanged when X011 is turned ON. The counter current value is reset to '0' (zero) when the RST

instruction is executed by turning ON X010 in the example. The output contact Y000 is also reset at the same time. Counters can be set directly using constant K or indirectly by using data stored in a data register (ex. D). In an indirect setting, the designation of D10 for example, which contains the value "123" has the same effect as a setting of "K123". If a value greater than the counter





setting is written to a current value register, the counter counts up when the next input


is turned ON. This is true for all types of counters. Generally, the count input frequency should be around several cycles per second.


Battery backed/latched counters:

• Counters which are battery backed/ latched are able to retain their status information, even after the PLC has been powered down. This means on re-powering up, the latched counters can immediately resume from where they were at the time of the original PLC power down.

3.10.2 General/Latched 32bit Bi-directional Counters

The counter shown in the example below, activates when its coil is driven, i.e. the C200 coil is driven. On every occasion the input X014 is turned from OFF to ON the current value or current count of C200 is incremented.





The output coil of C200 is set ON when the current value increases from "-6" to "-5". However, if the counters value decreases from "-5" to "-6" the counter coil will reset. The counters current value increases or decreases independently of the output contact state (ON/OFF). Yet, if a counter counts beyond +2,147,483,647 the current value will automatically change to -2,147,483,648. Similarly, counting below -2,147,483,648 will result in the current value changing to +2,147,483,647. This type of counting technique is typical for "ring counters". The current value of the active counter can be rest to "0" (zero) by forcibly resetting the counter coil; in the example program by switching the input X013 ON which drives the RST instruction. The counting direction is designated with special auxiliary relays M8200 to M8234.

Battery backed/ latched counters:

Counters which are battery backed/ latched are able to retain their status

information, even after the PLC has been powered down. This means on re-powering up, the latched counters can immediately resume from where they were at the time of the original PLC power down.

Selecting the counting direction:

• If M8 for C is turned ON, the counter will be a down counter.

Conversely, the counter is an up counter when M8 is OFF.

3.11 High Speed Counters

Device Mnemonic: C

Purpose: High speed event driven delays

Alias: Counter (s)

С

High speed counter (s)

Phase counters

Available forms: A driven coil sets internal PLC contacts (NO and NC contacts available).

There are various types of high speed counter available but the quantity

and function vary from PLC to PLC.

Devices numbered in: Decimal, i.e C0 to C235 to C255

Further uses: None

Example device usage: For examples on each of the available forms please see the relevant

sections.

3.11.1 Basic High Speed Counter Operation

Although counters C235 to C255 (21 points) are all high speed counters, they share the same range of high speed inputs. Therefore, if an input is already being used by a high speed counter, it cannot be used for any other high speed counters or for any other purpose, i.e. as an interrupt input.

The selection of high speed counters are not free, they are directly dependent on the type of counter required and which inputs are available.

Available counter types;

a) 1 phase: C235 to C245

b) 1 phase bi-directional: C246 to C249


c) 2 phase bi-directional: C251 to C254

Please note ALL of these counters are 32bit devices.

High speed counters operate by the principle of interrupts. This means they are event triggered and independent of cycle time. The coil of the selected counter should be driven continuously to indicate that this counter and its associated inputs are reserved and that other high speed processes must not coincide with them.

Example:

When X020 is ON, high speed counter C235 is selected. The counter C235 corresponds to count input X000. X020 is NOT the counted signal. This is the continuous drive mentioned earlier. X000



does not have to be included in the program. The input assignment is hardware related and cannot be changed by the user.

When X020 is OFF, coil C235 is turned OFF and coil C236 is turned ON. Counter C236 has an assigned input of X001; again the input X020 is NOT the counted input. The assignment of counters and input devices is dependent upon the PLC selected. This is explained in the relevant, later sections.

Driving high speed counter coils:

• The counted inputs are NOT used to drive the high speed counter coils.

This is because the counter coils need to be continuously driven ON to reserve the associated high speed inputs.

Therefore, a normal non-high speed drive contact should be used to drive the high

X000 X001 X001 C236 D4

speed counter coil. Ideally the special auxiliary contact M8000 should be used. However, this is not compulsory.

3.12 Data Registers

Device Mnemonic: D

Purpose: A storage device capable of storing numeric data or 16/32bit patterns

Alias: Data (register/ device/ word)

D (register)

D

Word

Available forms: General use registers

Battery backed/latched registers Special diagnostic registers

File registers

Devices numbered in: Decimal, i.e. D0 to D9, D10 to D19

Further uses: Can be used in the indirect setting of counters and timers

Example device usage: None

Available devices:

General use registers	Latched registers	File registers R	Special diagnostic	
			registers	
D0~D199	D200~D511	D512 ~ D7999	D8000~D8511	
200 points	312 points	7488 points	512 points	


R - These devices are allocated by the user at the expense of available program steps.

3.12.1 General Use Registers

Data registers, as the name suggests, store data. The stored data can be interpreted as a numerical value or as a series of bits, being either ON or OFF.

A single data register contains 16bits or one word. However, two consecutive data registers can be used to form a 32bit device more commonly known as a double word.

If the contents of the data register is being considered numerically then the Most Significant Bit (MSB) is used to indicate if the data has a positive or negative bias. As bit devices can only be ON or OFF, 1 or 0 the MSB convention used is, 0 is equal to a positive number and 1 is equal to a negative number.



The diagram above shows both single and double register configurations. In the diagram identified, it should be noted that the 'lower' register D0 no longer has a 'Most Significant Bit'. This is because it is now being considered as part of a 32bit-double word. The MSB will always be found in the higher 16 bits, i.e. in this case D1. When specifying a 32 bit data register within a program instruction, the lower device is always used e.g. if the above example was to be written as a 32bit instructional operand it would be identified as D0. The second register, D1, would automatically be associated.

Once the data is written to a general data register, it remains unchanged until it is overwritten. When the PLC is turned from RUN to STOP, all of the general data registers have their current contents overwritten with a 0 (zero).

Data retention:

• Data can be retained in the general use registers when the PLC is switched from RUN to STOP if special auxiliary relay M8033 is ON.

Data register updates:

• Writing a new data value to a data register will result in the data register being updated with the new data value at the end of the current program scan.

3.12.2 Special Diagnostic Registers

Special registers are used to control or monitor various modes or devices inside the PLC. Data written in these registers are set to the default values when the power supply to the PLC is turned ON.

- Note: When the power is turned ON, all registers are first cleared to 0 (zero) and then the default values are automatically written to the appropriate registers by the system software. For example, the watchdog timer data is written to D8000 by the system software. To change the setting, the user must write the required value over what is currently stored in D8000.


Data stored in the special diagnostic registers will remain unchanged when the PLC is switched from STOP mode into RUN.

Use of diagnostic registers:

• On no account should unidentified devices be used. If a device is used, it should only be for the purpose identified in this manual. Please see chapter 5 for tables containing data and descriptions of the available devices for each PLC.

3.12.3 Externally Adjusted Registers

The PLC has built in "setting pots" which are used to adjust the contents of certain dedicated data registers. The contents of these registers can range from 0 to 1023. This is a built in feature and requires no additional setup or programming. And an additional special function unit is also available which provides the same function. To use this unit requires the



applied instructions VRRD function 85 (Volume Read) and VRSC function 86 (Volume Scale).

Number of setting pots	2 points: Supplied by using basic unit
	6 points: Supplied by using the additional special
	function block.
Number of controlled data registers	Selected by the user when applied instructions
	VRRD and VRSC are used

Uses:

• This facility is often used to vary timer settings, but it can be used in any application where a data register is normally found, i.e. setting counters, supplying raw data, even selection operations could be carried out using this option.

3.13 Index Registers

Device Mnemonic: V,Z

Purpose: To modify a specified device by stating an offset.

Alias: (V/Z) Register

Index (register/ addressing/ modifier)
Offset(s) (register/ addressing/ modifier)

Indices Modifier

Available forms:


For 16bit data V or Z

(2 devices)

For 32bit data V and Z combined

(1 device - Z is specified)

Operation is similar to data registers.



Devices numbered in: N/A. there are 32 devices V0 – V15 and Z0 – Z15

Further uses: Can be used to modify the following devices under certain conditions;

Example device usage:

The program shown right transfers data from D5V to D10Z.

If the data contained in register V is equal to 8 and the data in register Z is equal to 14, then:

V = 8 D5V D5 +8 =13 Ì D13 Z = 14 D10Z D10 + 14 = 24 Ì D24

Hence, the actual devices used after the modifiers V and Z have been taken into account are;D13 and D24 and not D5 and D10 respectively.

Use of Modifiers with Applied Instruction Parameters:

 All applied instruction parameters should be regarded as being able to use index registers to modify the operand except where stated otherwise.

3.13.1 Modifying a Constant

Constants can be modified just as easily as data registers or bit devices. If, for example, the constant K20 was actually written K20V the final result would equal:

K20 + the contents of V

Example:

If V=3276 then K20V
$$\rightarrow \frac{\text{K}}{3276}$$
 $\frac{20}{3296}$

3.13.2 Misuse of the Modifiers

Modifying Kn devices when Kn forms part of a device description such as KnY is not possible, i.e. while the following use of modifiers is permitted;

K3Z

K1M10V

Y20Z

Statements of the form:

K4ZY30

are not acceptable.

 Modifiers cannot be used for parameters entered into any of the 20 basic instructions, i.e. LD, AND, OR etc.

3.13.3 Using Multiple Index Registers

The use of multiple index registers is sometimes necessary in larger programs or programs which handle large quantities of data. There is no problem from the PLC's

point of view in using both V and Z registers many times through out a program. The point to be aware of is that it is sometimes confusing for the user or a maintenance person reading such programs, as it is not always clear what the current value of V or Z is.

Example:


V = 10 (K10)

Z = 20 (K20)

D5V = D15 (D5 + V = D5 + 10 = D15)

D15Z = D35 (D15 + Z = D15 + 20 = D35)

D40Z = D60 (D40 + Z = D40 + 20 = D60)



Both V and Z registers are initially set to K10 and K20 respectively.

The content of D15 is added to that of D35 and store in D60.

V is then reset to 0 (zero) and both V and Z are used in the double word addition (DADD).

The contents of D1, D0 are then added to D3, D2 and then finally stored in D25, D24.

3.14 Bits, Words, BCD and Hexadecimal

The following section details general topics relating to good device understanding. The section is split into several smaller parts with each covering one topic or small group of topics.

Available devices:

• For PLC specific available devices please see chapter 7.


3.14.1 Bit Devices, Individual and Grouped

Devices such as X, Y, M and S are bit devices. Bit devices are bi-stable, this means there are only two states, ON and OFF or 1 and 0. Bit devices can be grouped together to form bigger representations of data, for example 8 consecutive bit devices are some-times referred to as a byte. Further more, 16 consecutive bit devices are referred to as a word and 32 consecutive bit devices are a double word.

The PLC identifies groups of bit devices which should be regarded as a single entity by looking for a range marker followed by a head address. This is of the form KnP where P represents the head address of the bit devices to be used. The Kn portion of the statement identifies the range of devices enclosed. "n" can be a number from the range 0 to 8. Each "n" digit actual represents 4 bit devices, i.e K1 = 4 bit devices and K8 = 32 bit devices. Hence all groups of bit devices are divisible by 4.

Assigning grouped bit devices:

As already explained, bit devices can be grouped into 4 bit units. The "n" in KnM0 defines the number of groups of 4 bits to be combined for data operation. K1 to K4 are allowed for 16bit data operations but K1 to K8 are valid for 32bit operations. K2M0, for example identifies 2 groups of 4 bits; M0 to M3 and M4 to M7, giving a total of 8 bit devices or 1 byte. The diagram below identifies more examples of Kn use.



K1X0: X0 to X3 4 bit devices with a head address of X0
K1X6: X6 to X11 4 bit devices with a head address of X6
K3X0: X0 to X13 12 bit devices with a head address of X0
K8X0: X0 to X37 32 bit devices with a head address of X0

Moving grouped bit devices:

• If a data move involves taking source data and moving it into a destination which is smaller than the original source, then the overflowing source data is ignored. For example; If K3M20 is moved to K1M0 then only M20 to M23 or K1M20 is actually moved. The remaining data K2M24 or M24 to M31 is ignored.

Assigning I/O:

• Any value taken from the available range of devices can be used for the head address 'marker' of a bit device group. However, it is recommended to use a 0 (zero) in the lowest digit place of X and Y devices (X0, X10, X20.....etc). For M and S devices, use of a multiple of "8" is the most device efficient. However, because the use of such numbers may lead to confusion in assigning device numbers, it recommended to use a

multiple of "10". This will allow good correlation to X and Y devices.

3.14.2 Word Devices

Word devices such as T, C, D, V and Z can store data about a particular event or action within the PLC. For the most part these devices are 16 bit registers. However, certain variations do have 32 bit capabilities, as can pairs of consecutive data registers or combined V and Z registers.

It may seem strange to quote the size of a word device in bits. This is not so strange when it is considered that the bit is the smallest unit of data within the PLC. So by identifying every thing in bit format a common denomination is being used, hence comparison etc is much easier.

Additional consequences of this bit interpretation is that the actual data can be interpreted differently. The physical pattern of the active bits may be the important feature or perhaps the numerical interpretation of the bit pattern may be the key to the program. It all comes down to how the information is read.

3.14.3 Interpreting Word Data


As word data can be read in many ways the significance of certain parts of the word data can change. PLC's can read the word data as:

- A pure bit pattern
- A decimal number
- A hexadecimal number
- Or as a BCD (Binary Coded Decimal) number

The following examples will show how the same piece of data can become many different things depending wholly on the way the information is read or interpreted.

a) Considering a bit pattern

The following bit pattern means nothing - it is simply 16 devices which have two states. Some of the devices are randomly set to one of the states. However, if the header notation (base 2) is added to the 16 bit data the sum, decimal, total of the active bits can be calculated, e.g.,



This is in fact incorrect!

There is one bit device which has been shaded in. If its header notation is studied carefully it will be noted that it says MSB. This is the Most Significant Bit. This single bit device will determine if the data will be interpreted as a positive or negative number. In this example the MSB is equal to 1. This means the data is negative.

The answer however, is not -7797.


The reason this is not -7797 is because a negative value is calculated using two's compliment (described later) but can quickly be calculated in the following manner: Because this is a negative number, a base is set as -32768. This is the smallest number available with 16bit data. To this the positive sum of the active bits is added, i.e. -32768 +7797.

The correct answer is therefore -24971.

Remember this is now a decimal representation of the original 16 bit - bit pattern. If the original pattern was re-assessed as a hexadecimal number the answer would be different.

b) A hexadecimal view

Taking the same original bit pattern used in point a) and now adding a hexadecimal notation instead of the binary (base 2) notation the bit patterns new meaning becomes:



Hexadecimal value = 9E75


Two things become immediately obvious after a hexadecimal conversion. The first is that there is sign bit as hexadecimal numbers are always positive.

The second is there is an "E" appearing in the calculated data. This is actually acceptable as hexadecimal counts from 0 to 15. But as there are only ten digits (0 to 9), substitutes need to be found for the remaining base 16 numbers, i.e. 10, 11, 12, 13, 14 and 15. The first six characters from the alphabet are used as the replacement indices, e.g. A to F respectively.

As a result of base 16 counting, 4 binary bits are required to represent one base 16 or hexadecimal number. Hence, a 16 bit data word will have a 4 digit hexadecimal code. There is actually a forth interpretation for this bit sequence. This is a BCD or Binary Coded Decimal reading. The following section converts the original bit pattern into a BCD format.

c) A BCD conversion

Using the original bit pattern as a base but adding the following BCD headers allows the conversion of the binary data into a BCD format.



Binary Coded Decimal value= ERROR!!!!!

It will be noticed that this will produce an ERROR. The conversion will not be correct. This is because BCD numbers can only have values from 0 to 9, but the second block

of 4 bit devices from the left would have a value of 14. Hence, the error.

The conversion process is very similar to that of hexadecimal except for the mentioned limit on values of 0 to 9. If the other blocks were converted just as an example the following values would be found;

```
Extreme Left Hand Block= ((1 \times 8) + (1 \times 1)) = 9
Second Right Hand Block= ((1 \times 4) + (1 \times 2) + (1 \times 1)) = 7
Extreme Right Hand Block= ((1 \times 4) + (1 \times 1)) = 5
```

BCD data is read from left to right as a normal number would be read. Therefore, in this example the "9" would actually represent "9000". The second right hand block is actually "70" not "7". The units are provided by the extreme right hand block, i.e. 5. The hundreds "100's" would have been provided by the second left hand block (which is in error). It is also important to note that there is no sign with BCD converted data. The maximum number allowable for a single data word is "9999" and the minimum is "0000".

Word Data Summary

In each of the previous cases the original bit pattern had a further meaning. To recap the three new readings and the original bit pattern,

1 0	0	1	1	1	1	0	0	1	1	1	0	1	0	1	
-----	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

Decimal: -24971 Hexadecimal: 9E75 BCD: Error (9?75)

Each meaning is radically different from the next yet they are all different ways of describing the same thing. They are in fact all equal to each other!

3.14.4 Two's Compliment

Programmable controllers, computers etc, use a format called 2's compliment. This is a mathematical procedure which is more suited to the micro processors operational hardware requirements. It is used to represent negative numbers and to perform subtraction operations.

The procedure is very simple, in the following example "15 - 7" is going to be solved: Step1: Find the binary values (this example uses 8 bits)

15 = 00001111 7 = 00000111

Step2: Find the inversion of the value to be subtracted.

Procedure: invert all 1is to 0is and all 0is to 1is.

7 = 00000111Inverted 7 = 11111000

Step3: Add 1 to the inverted number.

Procedure: add 1 to the right hand most bit. Remember this is binary addition hence, when a value of 2 is obtained 1 is moved in to the next left hand position and the remainder is set to 0(zero);

Inverted7 11111000 Additional1 00000001 Answer 11111001

This result is actually the same as the negative value for 7 i.e. -7.

Step4: Add the answer to the number the subtraction is being made from (i.e. 15).

Procedure: Remember 1+1 = 0 carry 1 in base 2 (binary).

Original value15 00001111

Answer found in step3 11111001

Solution (1)00001000

The "(1)" is a carried "1" and is ignored as this example is only dealing with 8 bits.

Step 5: Convert the answer back.

00001000 = 8

The answer is positive because the MSB (the most left hand bit) is a 0 (zero). If a quick mental check is made of the problem it is indeed found that "15-7 = 8".

In fact no subtraction has taken place. Each of the steps has either converted some data or performed an addition. Yet the answer is correct 15 - 7 is 8. This example calculation was based on 8 bit numbers but it will work equally well on any other quantity of bits.

3.15 Floating Point And Scientific Notation

PLC's can use many different systems and methods to store data.

The most common have already been discussed in previous sections e.g. BCD, Binary, Decimal, Hex. These are what is known as 'integer' formats or 'whole number formats'. As the titles suggest these formats use only whole numbers with no representation of fractional parts. However, there are two further formats which are becoming increasingly important and they are:

a) Floating point and

b) Scientific notation

Both of these formats are in fact closely related. They both lend themselves to creating very large or very small numbers which can describe both whole and fractional components.

General note:

Sometimes the words 'Format', 'Mode' and 'Notation' are interchanged when
descriptions of these numerical processes are made. However, all of these words are
providing the same descriptive value and as such users should be aware of their
existence.

Some useful constants

3.141 X 10°
6.283 X 10°
7.853 X 10 ⁻¹
9.869 X 10°
2.997 X 108 m/s
9.807 X 10° m/s2
2.718 X 10°

Fixed points:

Boiling point of liquid oxygen	-1.8297 _ 10 ² °C
Melting point of ice	0.00 _ 10° °C
Triple point of water	1.00 _ 10 ⁻² °C
Boiling point of water	1.00 _ 10 ² °C

3.15.1 Scientific Notation

This format could be called the step between the 'integer' formats and the full floating point formats. In basic terms Scientific Notation use two devices to store information about a number or value. One device contains a data string of the actual characters in the number (called the mantissa), while the second device contains information about the number of decimal places used in the number (called the exponent). Hence, Scientific Notation can accommodate values greater/smaller than the normal 32 bit limits, i.e.

-2,147,483,648 to 2,147,483,647 where Scientific Notation limits are;

Maximums		Minimums			
9999 _	_. 10 ³⁵	9999 _	10-41		
-9999	10 ³⁵	-9999	10		

Scientific Notation can be obtained by using the BCD, or EBCD, instruction (FNC 18 or FNC 118) with the float flag M8023 set ON. In this situation floating point format numbers are converted by the BCD instruction into Scientific Notation

Scientific Notation can be converted back to floating point format by using the BIN instruction (FNC 19) with the float flag M8023 set ON

The following points should be remembered about the use of Scientific Notation:

 The mantissa and exponent are stored in consecutive data registers.

> Each part is made up of 16 bits and can be assigned a positive or negative value

EXPONENT Data Register D+1	MANTISSA Data Register D							
b15	b0	b15	Ţ-	Ţ		٦ !		b0
↑ Sign bit (MSB)		\uparrow	S	ign l	bit (N	л_ ЛSI	В)	
1=Negative 0=Positive		3-2	9		legat Posit		;	

indicated by the value of the most significant bit (MSB, or bit 15 of the data register) for each number.

- The mantissa is stored as the first 4 significant figures without any rounding of the number, i.e. a floating point number of value 2.34567 X 10³ would be stored as a mantissa of 2345 at data register D and an exponent of 0 (zero) at data register D+1.
 - The range of available mantissa values is 0, 1000 to 9999 and -1000 to -9999.
 - The range of available exponent values is +35 through to -41.
 - Scientific format cannot be used directly in calculations, but it does provide an ideal method of displaying the data on a monitoring interface.

3.15.2 Floating Point Format

Floating point format extends the abilities and ranges provided by Scientific Notation with the ability to represent fractional portions of whole numbers, for example; performing and displaying the calculation of 22 divided by 7 would yield the following results:


- a) Normal PLC operation using decimal (integers) numbers would equal 3 remainder 1
- b) In floating point it would equal 3.14285 (approximately)
- c) In Scientific format this calculation would be equal to 3142 X 10⁻³

So it can be seen that a greater degree of accuracy is provided by floating point numbers, i.e. through the use of larger numerical ranges and the availability of more calculable digits. Hence, calculations using floating point data have some significant advantages. Decimal data can be converted in to floating point by using the FLT, float instruction (FNC 49). When this same instruction is used with the float fag M8023 set ON, floating point numbers can be converted back to decimal.

The following points should be remembered about the use of Floating Point;

- Floating point numbers, no matter what numerical value, will always occupy two consecutive data registers (or 32 bits).
- Floating point values cannot be directly monitored, as they are stored in a special format recommended by the I.E.E.E (Institute of Electrical and Electronic Engineers) for personal and micro computer applications.
- Floating point numbers have both mantissa and exponents (see Scientific Notation for an explanation of these terms). In the case of floating point exponents, only 8 bits are used.

Additionally there is a single sign bit for the mantissa. The remaining bits of the 32 bit value, i.e. 23 bits, are used to 'describe' the mantissa value.



Valid ranges for floating point numbers as used :

Description	Sign	exponent	Mantissa	Remark

Normal Float	0 or 1	11111110	11111111111111111111111	Large number+-/3.403x10 ³⁸
		00000001	1111111111111111111111	Accuracy:7 significant figures
			000000000000000000000001	Smallest number+-1.175x10 ³⁸
			000000000000000000000000000000000000000	
Zero	0 or 1	00000000	000000000000000000000000000000000000000	All digits are 0

4. Applied Instructions

Applied Instructions are the specialist instruction of PLC. They allow the user to perform complex data manipulations, mathematical operations while still being very easy to program and monitor. Each applied instruction has unique mnemonics and special function numbers. Each applied instruction will be expressed using a table similar to that shown below:

Mnemonic	Function	Operands	Program steps	
Millemonic	FullClion	D		
CJ FNC	A method of jumping to	Valid pointers from the	CJ,CJP:3 steps	
00(Conditional Jump)	an identified pointer	range 0 to 63	Jump pointer	
	position		P :1 step	

The table will be found at the beginning of each new instruction description. The area identified as 'Operands' will list the various devices (operands) that can be used with the instruction. Various identification letters will be used to associate each operand with its function, i.e. destination, S- source, n, m- number of elements. Additional numeric suffixes will be attached if there are more than one operand with the same function.

No modification of the instruction mnemonic is required for 16 bit operation. However, pulse operation requires a 'P' to be added directly after the mnemonic while 32 bit operation requires a 'D' to be added before the mnemonic. This means that if an instruction was being used with both pulse and 32 bit operation it would look like..... D P where was the basic mnemonic.

The 'pulse' function allows the associated instruction to be activated on the rising edge of the control input. The instruction is driven ON for the duration of one program scan. Thereafter, while the control input remains ON, the associated instruction is not active. To re-execute the instruction the control input must be turned from OFF to ON again. The FLAGS section identifies any flags that are used by the instruction. Details about the function of the flag are explained in the instructions text.

- For instructions that operate continuously, i.e. on every scan of the program the instruction will operate and provide a new, different result, the following identification symbol will be used ' ' to represent a high speed changing state. Typical instructions covered by this situation have a strong incremental, index able element to their operation.
- In most cases the operands of applied instructions can be indexed by a users program. For those operands which cannot be indexed, the symbol ''has been used to signify an operand as being 'fixed' after it has been written.
- Certain instructions utilize additional data registers and/or status flags for example a math function such as ADD (FNC 20) can identify a zero result, borrow and carry conditions by using preset auxiliary relays, M8020 to M8021 respectively.

4.1 Program Flow-Functions00 to 09 Contents:

CJ -	Conditional jump	FNC 00
CALL -	Call Subroutine	FNC 01
SRET -	Subroutine Return	FNC 02
IRET -	Interrupt Return	FNC 03
EI -	Enable Interrupt	FNC 04
DI -	Disable Interrupt	FNC 05
FEND -	First End	FNC 06
WDT -	Watchdog Timer	FNC 07
FOR -	Start of a For/Next Loop	FNC 08
NEXT -	End a For/Next Loop	FNC 09

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB -Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:


- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.1.1 CJ (FNC 00)

Mnemonic	Function	Operands	Program steps	
winemonic	FullCuon	D		
CJ FNC 00	jumps to an identified	Valid pointers from the	CJ,CJP:3 steps	
(Conditional Jump)	pointer position	range 0 to 62,64 to 255	Jump pointer	
			P :1 step	


Operation:


When the CJ instruction is active it forces the program to jump to an identified program marker. While the jump takes place the intervening pro-gram steps are skipped. This means they are not processed in any way. The resulting effect is to speed up the programs operational scan time.




Points to note:

- a) Many CJ statements can reference a single pointer.
- b) Each pointer must have a unique number. Using pointer P63 is equivalent to jumping to the END instruction.
- c) Any program area which is skipped, will not update output statuses even if the input devices change. For example, the program opposite shows a situation which loads X001 to drive Y1. Assuming X001 is ON and the CJ instruction is activated the load X001, out Y1 is skipped. Now even if X001 is turned OFF Y1 will remain ON while the CJ instruction forces the program to skip to the pointer P0. The reverse situation will also apply, i.e. if X001 is OFF to begin with and the CJ instruction is driven, Y1 will not be turned ON if X001 is





- turned ON. Once the CJ instruction is deactivated X001 will drive Y1 in the normal manner. This situation applies to all types of outputs, e.g. SET, RST, OUT, Y, M and S devices
- d) The CJ instruction can jump to any point within the main program body or after an FEND instruction
- e) A CJ instruction can be used to Jump forwards through a program, i.e. towards the END instruction OR it can jump backwards towards step 0. If a backwards jump is used care must be taken not to overrun the watchdog timer setting otherwise the PLC will enter an error situation.



f) Unconditional jumps can be entered by using special auxiliary coils such as M8000. In this situation while the PLC is in RUN the program will ALWAYS execute the CJ instruction in an unconditional manner.

IMPORTANT:

Timers and counters will freeze their current values if they are skipped by a CJ instruction.
 For example if Y1 in the previous program (see point c) was replaced by T0 K100 and the

CJ instruction was driven, the contents of T0 would not change/increase until the CJ instruction is no longer driven, i.e. the current timer value would freeze. High speed counters are the only exception to this situation as they are processed independently of the main program.

Using applied instructions:

Applied instructions are also skipped if they are programmed between the CJ instruction
and the destination pointer. However, The PLSY (FNC 57) and PWM (FNC 58) instructions
will operate continuously if they were active before the CJ instruction was driven, otherwise
they will be processed, i.e. skipped, as standard applied instructions.

Details of using CJ with other program flow instructions


• Further details can be found on pages 7-12 and 7-13 about the combined use of different program flow techniques (such as master control, MC etc).

4.1.2 CALL (FNC 01)

Mnemonic	Function	Operands	Program steps	
Millemonic	FullCuon	D	Frogram steps	
CALL	Executes the subroutine	Valid pointers from the	CALL,CALLP:	
FNC 01	program starting at the	range 0 to 62,63 to 255	3 steps	
(Call Sub-routine)	identified pointer	Nest levels:5 including the	Subroutine pointer	
	position	initial CALL	PPP:1 step	

Operation:


When the CALL instruction is active it forces the program to run the subroutine associated with the called pointer (area identified as subroutine P10). A CALL instruction must be used in conjunction with FEND (FNC 06) and SRET (FNC 02) instructions. The program jumps to the subroutine pointer (located after an FEND instruction) and processes the contents until an SRET instruction is encountered. This forces the program flow back to the line of ladder logic immediately following the original CALL instruction



Points to note:

- a) Many CALL statements can reference a single subroutine.
- b) Each subroutine must have a unique pointer number. Subroutine pointers can be selected from the range P0 to P62. Subroutine pointers and the pointers used for CJ (FNC 00) instructions are NOT allowed to coincide.
- c) Subroutines are not normally processed as they occur after an FEND instruction. When they are called, care should be taken not to overrun the watchdog timer setting.
- d) Subroutines can be nested for 16 levels including the initial CALL instruction. As an example the program showed opposite shows a 2 level nest.

 When X001 is activated the program calls subroutine P11. Within this subroutine is a CALL to a second subroutine P12. When both subroutines P11 and P12 are active simultaneously, they are said to be nested. Once subroutine P12 reaches its SRET instruction it returns the program control to the program step immediately following its original CALL (see 1). P11 then completes its operation, and once its SRET instruction is processed the program returns once again to the step following the CALL P11 statement (see 2).



4.1.3 SRET (FNC 02)

Mnemonic	Function	Operands	Program
WITEITIOTIC	Function	D	steps
SRET	Returns operation	N/A	SRET:1 step
FNC 02	from a subroutine	Automatically returns to the step	
(Sub-routine	program	immediately following the CALL instruction	
return)		which activated the subroutine	

Operation:

SRET signifies the end of the current subroutine and returns the program flow to the step immediately following the CALL instruction which activated the closing subroutine.

Points to note:

- a) SRET can only be used with the CALL instruction.
- b) SRET is always programmed after an FEND instruction please see the CALL (FNC 01) instruction for more details.

4.1.4 IRET, EI, DI (FNC 03, 04, 05)

Mnemonic	Function	Operands	Program
IVITIETHORIC	Function	D	steps
IRET	Forces the	N/A	IRET:
FNC 03	program to return	Automatically returns to the main	1 step
(Interrupt	from the active	program step which was being processed	
return)	interrupt routine	at the time of the interrupt call.	
El	Enables interrupt	N/A	EI:
FNC 04	inputs to be	Any interrupt input being activated after	1 step
(Enable	processed	an El instruction and before FEND or DI	
interrupts)		instructions will be processed	
		immediately unless it has been	
		specifically disabled	
DI	Disables the	N/A	DI:
FNC 05	processing of	Any interrupt input being activated after a	1 step
(Disable	interrupt routines	DI instruction and before an EI instruction	
interrupts)		will be stored until the next sequential EI	
		instruction is processed.	
I	Identifies the	A 3 digit numeric code relating to the	looo:
(Interrupt	beginning of an	interrupt	1 step
pointer)	interrupt routine	type and operation	

General description of an interrupt routine:

An interrupt routine is a section of program which is, when triggered, operated immediately interrupting the main program flow. Once the interrupt has been processed the main program flow continues from where it was, just before the interrupt originally occurred.

Operation:

Interrupts are triggered by different input conditions, sometimes a direct input such as X0 is

used other times a timed interval e.g. 30 msec can be used. To program and operate interrupt routines requires up to 3 dedicated instructions (those detailed in this section) and an interrupt pointer.

Defining an interrupt routine:


An interrupt routine is specified between its own unique interrupt pointer and the first occurrence of an IRET instruction. Interrupt routines are ALWAYS programmed after an FEND instruction. The IRET instruction may only be used within interrupt routines.


I001 Interrupt Program I001 I002 IRET IRET IRET

Controlling interrupt operations:

The PLC has a default status of disabling interrupt

operation. The EI instruction must be used to activate the interrupt facilities. All interrupts which physically occur during the program scan period from the EI instruction until the FEND or DI instructions will have their associated interrupt routines run. If these interrupts are triggered outside of the enclosed range (EI-FEND or EI-DI, see diagram below) they will be stored until the EI instruction is processed on the following scan. At this point the interrupt routine will be run.





If an individual interrupt is to be disabled its associated special M coil must be driven ON. While this coil is ON the interrupt routine will not be activated. For details about the disabling M coils see the PLC device tables in chapter 7.

Nesting interrupts:

Interrupts may be nested for two levels. This means that an interrupt may be interrupted during its operation. However, to achieve this, the interrupt routine which may be further interrupted must contain the EI and DI instructions; otherwise as under normal operation, when an interrupt routine is activated all other interrupts are disabled.

Simultaneously occurring interrupts:

If more than one interrupt occurs sequentially, priority is given to the interrupt occurring first. If two or more interrupts occur simultaneously, the interrupt routine with the lower pointer number is given the higher priority.

Using general timers within interrupt routines:

The PLC has a range of special timers which can be used within interrupt routines. Timers Used in Interrupt and 'CALL' Subroutines.

Input trigger signals - pulse duration:

Interrupt routines which are triggered directly by interrupt inputs, such as X0 etc., require a signal duration of approximately 20µsec, i.e. the input pulse width is equal or greater than

 $200\mu sec.$ When this type of interrupt is selected, the hardware input filters are automatically reset to $50\mu sec.$ (under normal operating circumstances the input filters are set to 10msec.).

Pulse catch function:

Direct high speed inputs can be used to 'catch' short pulsed signals. When a pulse is received at an input a corresponding special M coil is set ON. This allows the 'captured' pulse to be used to trigger further actions, even if the original signal is now OFF. The PLC requires the El instruction (FNC 04) to activate pulse catch for inputs X0 through X5, with M8170 to M8175 indicating the caught pulse. Note that, if an input device is being used for another high speed function, then the pulse catch for that device is disabled.

4.1.5 FEND (FNC 06)


Mnemonic	Function	Operands	Program
Willemonic	Fullction	D	steps
FEND	Used to indicate	N/A	FEND:
FNC 06	the end of the main	Note: Can be used with CJ (FNC 00),	1 step
(First end)	program block	CALL (FNC 01) and interrupt routines	

Operation:

An FEND instruction indicates the first end of a main program and the start of the program area to be used for subroutines. Under normal operating circumstances the FEND instruction performs a similar action to the END instruction, i.e. output processing, input processing and watchdog timer refresh are all carried out on execution.

Points to note:

a) The FEND instruction is commonly used with CJ-P-FEND, CALL-P-SRET and I-IRET program constructions (P refers to program pointer, I refers to interrupt pointer). Both CALL pointers/subroutines and interrupt pointers (I) subroutines are ALWAYS programmed after an FEND instruction, i.e. these program features NEVER appear in the body of a main program.



- b) Multiple occurrences of FEND instructions can be used to separate different subroutines (see diagram above).
- c) The program flow constructions are NOT allowed to be split by an FEND instruction.
- d) FEND can never be used after an END instruction.


4.1.6 WDT (FNC 07)

Mnemonic	Function	Operands	Program
Millemonic	Fullction	D	steps
WDT FNC 07 (Watch	Used to refresh the	N/A	WDT,
dog timer refresh)	watch dog timer during	Can be driven at any time	WDTP:
	a program scan	within the main program body	1 step


Operation:

The WDT instruction refreshes the PLC's watchdog timer.

The watchdog timer checks that the program scan (operation) time does not exceed an arbitrary time limit. It is




assumed that if this time limit is exceeded there is an error at some point. The PLC will then cease operation to prevent any further errors from occurring. By causing the watchdog timer to refresh (driving the WDT instruction) the usable scan (program operation) time is effectively increased.



Points to note:

a) When the WDT instruction is used it will operate on every program scan so long as its input condition has been made.

To force the WDT instruction to operate for only ONE scan requires the user to program some form of interlock. FX users have the additional option of using the pulse (P) format of the WDT instruction, i.e. WDTP.



b) The watchdog timer has a default setting of 200 msec. This time limit may be customized to a users own requirement by editing the contents of data register D8000, the watchdog timer register.




4.1.7 FOR, NEXT (FNC 08, 09)

Mnemonic	Function	Operands	Program
winemonic	Function	D	steps
FOR FNC 08	Identifies the start	К, Н,	FOR:
(Start of a	position and the	KnX, KnY, KnM, KnS,	3 step
FOR-NEXT loop)	number of repeats for	T, C, D, V, Z	
	the loop		
NEXT FNC 09	Identifies the end	N/A	NEXT:
(End of a	position for the	Note: The FOR-NEXT loop can be	1 step
FOR-NEXT loop)	loop	nested for 5 levels,	
		i.e. 5 FOR-NEXT loops are	
		programmed within each other	

Operation:

The FOR and NEXT instructions allow the specification of an area of program, i.e. the program enclosed by the instructions, which is to be repeated S number of times.



Points to note:

- a) The FOR instruction operates in a 16 bit mode hence, the value of the operand S may be within the range of 1 to 32,767. If a number between the range -32,768 and 0 (zero) is specified it is automatically replaced by the value 1, i.e. the FOR-NEXT loop would execute once.
- b) The NEXT instruction has NO operand.
- c) The FOR-NEXT instructions must be programmed as a pair e.g. for every FOR instruction there **MUST** be an associated NEXT instruction. The same applies to the NEXT instructions, there **MUST** be an associated FOR instruction. The FOR-NEXT instructions must also be programmed in the correct order. This means that programming a loop as a NEXT-FOR (the paired NEXT instruction proceeds the associated FOR instruction) is **NOT** allowed.

Inserting an FEND instruction between the FOR-NEXT instructions, i.e. FOR-FEND- NEXT, is NOT allowed. This would have the same effect as programming a FOR without a NEXT instruction, followed by the FEND instruction and a loop with a NEXT and no associated FOR instruction.

- d) A FOR-NEXT loop operates for its set number of times **before** the main program is allowed to finish the current program scan.
- e) When using FOR-NEXT loops care should be taken not the exceed the PLC's watchdog timer setting. The use of the WDT instruction and/or increasing the watchdog timer value is recommended.

Nested FOR-NEXT loops:


FOR-NEXT instructions can be nested for 16 levels. This means that 16 FOR-NEXT loops can be sequentially programmed within each other.

In the example a 3 level nest has been programmed. As each new FOR-NEXT nest level is

encountered the number of times that loop is repeated is increased by the multiplication of all of the surrounding/previous loops.

For example, loop C operates 4 times. But within this loop there is a nested loop, B. For every completed cycle of loop C, loop B will be completely executed, i.e. it will loop D0Z times. This again applies between loops B and A. The total number of times that loop A will operate for ONE scan of the program will equal;

- 1) The number of loop A operations multiplied by
- 2) The number of loop B operations multiplied by
- 3) The number of loop C operations
 If values were associated to loops A, B and C,
 e.g. 7, 6 and 4 respectively, the following number
 of operations would take place in ONE program
 scan:



Number of loop C operations = 4 times

Number of loop B operations = 24 times ($C \times B$, 4×6)

Number of loop A operations = 168 times ($C \times B \times A$, $4 \times 6 \times 7$)

Note:

The use of the CJ programming feature, causing the jump to P22 allows the 'selection' of which loop will be processed and when, i.e. if X10 was switched ON, loop A would no longer operate.

4.2 Move And Compare - Functions 10 to 19 Contents:

CMP -	Compare	FNC 10
ZCP -	Zone Compare	FNC 11
MOV -	Move	FNC 12
SMOV -	Shift Move	FNC 13
CML -	Compliment	FNC 14
BMOV -	Block Move	FNC 15
FMOV -	Fill Move	FNC 16
XCH -	Exchange	FNC 17
BCD -	Binary Coded Decimal	FNC 18
BIN -	Binary	FNC 19

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e.positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.


4.2.1 CMP (FNC 10)

Mnemonic	Function	Operands			Program steps
Milleriloriic	Function	S1	S2	D	Frogram steps
CMP	Compares two	K, H,		Y,M,S	CMP, CMPP:
FNC 10	data values -			Note: 3 consecutive	7 steps
(Compare)	ompare) results of <, = and		T, C, D, V, Z		DCMP, DCMPP:
	> are given			devices are used	13 steps

Operation:

The data of S₁ is compared to the data of S₂. The result is indicated by 3 bit devices specified from the head address entered as D. The bit devices indicate:

S₂ is less than S₁ - bit device D is ON S₂ is equal to S₁ - bit device D₊₁ is ON S₂ is greater than S₁ - bit device D₊₂ is ON



Note: The destination (D) device statuses will be kept even if the CMP instruction is deactivated. Full algebraic comparisons are used, i.e. -10 is smaller than +2 etc.

4.2.2 ZCP (FNC 11)

Mnemonic	Function	Operands				Program steps
WITEITIOTIC	Function	S1	S2	S3	D	Frogram steps
ZCP	Compares a data	K, H,	K, H,		Y, M, S	ZCP,Z CPP:
FNC 11	value against a	KnX, KnY, KnM, KnS,		Note: 3	9 steps	
(Zone	data range -	T, C, D, V, Z		consecutive	DZCP,DZCPP:	
compare)	results of <, = and	Note:		devices are used.	17 steps	
	> are given.	S1 should be less than S2				


Operation:

The operation is the same as the CMP Instruction except a single data value (S₃) is compared against a data range (S₁-S₂). S₃ is less than S₁and S₂- bit device D is ON S₃ is equal to or between S₁ and S₂- bit device

D+1 is ON

S₃ is greater than both S₁ and S₂ - bit device

D+2 is ON




4.2.3 MOV (FNC 12)

Mnemonic	Function	Operan	Program steps	
Milleriloriic	Function	S	D	Program steps
MOV	Moves data from	K, H,	KnY, KnM, KnS,	MOV, MOVP:
FNC 12	one storage area	KnX, KnY, KnM, KnS,	T, C, D, V, Z	5 steps
(Move)	to a new storage	T, C, D, V, Z		DMOV,DMOVP:
	area			9 steps

Operation:

The contents of the source device (S) is copied to the destination (D) device when the control input is active. If the MOV instruction is not driven, no operation takes place.




Note: This instruction has a special programming technique which allows it to mimic the operation of newer applied instructions when used with older programming tools.

4.2.4 SMOV (FNC 13)

Mnemonic	Function		Operands		Program steps
Willemonic	Function	M1 M2 N	S	D	Frogram steps
SMOV	Takes elements	K, H	K, H,	K, H,	SMOV, SMOVP:
FNC 13	of an existing 4	Note: available	KnX, KnY,	KnY, KnM,	11 steps
(Shift move)	digit decimal	range 1 to 4	KnM, KnS,	KnS,	
	number and		T,C,D,V,Z	T,C,D,V,Z	
	inserts them		Range 0 to	9,999	
	into a new 4		(decimal)or	0 to 9,999	
	digit number		(BCD)when	M8168 is	
			used		

Operation 1:

This instruction copies a specified number of Digits from a 4 digit decimal source (S) and places them at a specified location within a destination (D)



number (also a 4 digit decimal). The existing data in the destination is overwritten.

m₁ - The source position of the 1st digit to be moved

m₂ - The number of source digits to be moved

n- The destination position for the first digit

Note: The selected destination must NOT be smaller than the quantity of source data.


Digit positions are referenced by number: 1= units, 2= tens, 3= hundreds, 4=thousands.

-

Operation 2:

This modification of the SMOV operation allows BCD numbers to be manipulated in exactly the same way as the 'normal' SMOV manipulates decimal numbers, i.e. This instruction copies a specified number of digits from a 4 digit BCD source (S) and places them at a specified location

within a destination (D) number (also a 4 digit BCD number). To select the BCD mode the SMOV instruction is coupled with special M coil M8168 which is driven ON. Please remember that this is a 'mode' setting operation and will be active, i.e. all SMOV instructions will operate in BCD format until the mode is reset, i.e. M8168 is forced OFF.




4.2.5 CML (FNC 14)

Mnemonic	Function	Ope	Drogram atons	
Millemonic	FullCuon	S	D	Program steps
CML	Copies and	K, H,	KnY, KnM, KnS,	CML,CMLP:
FNC 14	inverts the source bit	KnX, KnY,	T, C, D, V, Z	5 steps
(Compliment)	pattern to a specified	KnM, KnS,		DCML,DCMLP:
	destination	T, C, D, V, Z		9 steps

Operation:

A copy of each data bit within the source device (S) is inverted and then moved to a designated destination (D).




This means each occurrence of a '1' in the source data will become a '0' in the destination data while each source digit which is '0' will become a '1'. If the destination area is smaller than the source data then only the directly mapping bit devices will be processed.

4.2.6 BMOV (FNC 15)

Mnemonic	Function		Program		
Willemonic	Function	S	D	N	steps
BMOV	Copies a	KnX, KnY,	KnY, KnM,KnS,	K, H, D	BMOV,
FNC 15	specified block	KnM, KnS,	T, C, D, V, Z		BMOVP:
(Block move)	of multiple data	T,C,D, V, Z File	File registers	Note:	7 steps
	elements to a	registers,		N 512	
	new destination				

Operation:

A quantity of consecutively occurring data elements can be copied to a new destination. The source data is identified as a device head address (S) and a quantity of consecutive data elements (n). This is





moved to the destination device (D) for the same number of elements (n).

Points to note:

- a) If the quantity of source devices (n) exceeds the actual number of available source devices, then only those devices which fall in the available range will be used.
- b) If the number of source devices exceeds the available space at the destination location, then only the available destination devices will be written to.
- c) The BMOV instruction has a built in automatic feature to prevent overwriting errors from occurring when the source (S n) and destination (D -n) data ranges coincide. This is clearly identified in the following diagram:

(Note: The numbered arrows indicate the order in which the BMOV is processed)






4.2.7 FMOV (FNC 16)

Mnemonic Function		Operands			Program steps
Milemonic	Function	S	D	N	Frogram steps
FMOV	Copies a single	KnX, KnY,	KnY, KnM,	K, H	FMOV,
FNC 16	data device to a	KnM, KnS,	KnS,		FMOVP:7 steps
(Fill move)	range of destination	T, C, D, V,	T, C, D, V,	Note:	DFMOV,
	devices	Z	Z	N≤512	DFMOVP: 13 steps

Operation:

The data stored in the source device (S) is copied to every device within the destination range. The range is specified by a device head address (D) and a quantity of consecutive



elements (n). If the specified number of destination devices (n) exceeds the available space at the destination location, then only the available destination devices will be written to.

Note: This instruction has a special programming technique which allows it to mimic the operation of newer applied instructions when used with older programming tools.

4.2.8 XCH (FNC 17)


Mnemonic Function		Opera	Program steps	
Willemonic	Function	D1	D2	Program steps
XCH	Data in the	KnY, KnM, KnS, T, C, D,	V, Z	XCH,XCHP:
FNC 17	designated	Note: when using the byte	5 steps	
(Exchange)	devices is	ON) D1 and D2 must be the same device		DXCH,DXCHP:
	exchanged	otherwise a program error will occur and M8067		9 steps
		will be turned ON.		

Operation 1: The contents of the two destination devices D₁ and D₂are swapped, i.e. the complete word devices are exchanged. Ex.



Data register	Before XCH	After XCH
D1	20	530
D17	530	20

Operation 2: This function is equivalent to FNC 147 SWAP The bytes within each word of the designated devices D₁ are exchanged when 'byte mode flag' M8160 is ON. Please note that the mode will remain active until it is reset, i.e. M8160 is forced OFF. Ex.




Value are in HEX for clarity		Before DXCH	After DXCH
D10	Byte 1	1FH	8BH
DIO	Byte 2	8BH	1FH
D11	Byte 1	C4H	35H
	Byte 2	35H	C4H

4.2.9 BCD (FNC18)

Mnemonic	Function	Operan	Program steps	
WITEITIOTIC	Function	S	D	Program steps
BCD	Converts binary	KnX,KnY, KnM, KnS,	KnY, KnM, KnS,	BCD, BCDP:
FNC 18	numbers to BCD	T, C, D, V, Z	T, C, D, V, Z	5 steps
(Binary	equivalents /	When using M8023 to o	convert data to	DBCD,
coded	Converts	scientific format, only do	ouble word (32 bit)	DBCDP:
decimal)	floating	data registers (D) may b	oe used.	9 steps
	point data to			
	scientific format			

Operation 1:


The binary source data (S) is converted into an equivalent BCD number and stored at the destination device (D). If the converted



BCD number exceeds the operational ranges of 0 to 9,999 (16 bit operation) and 0 to 99,999,999 (32 bit operation) an error will occur. This instruction can be used to output data directly to a seven segment display.

Operation 2:

This function is equivalent to FNC 118 EBCD Data(S) is converted from 'floating point' format to 'scientific format' (D). This instruction requires double word (32 bit) operation and data registers as devices (S)and (D)to operate correctly.




4.2.10 BIN (FNC 19)

Mnemonic	Function	Opera	nds	Program steps
Milemonic	FullCuon	S	D	Program steps
BIN	Converts BCD	KnX,KnY, KnM,	KnY, KnM,	BIN, BINP:
FNC 19	numbers to their	KnS,	KnS,	5 steps
(Binary)	binary equivalent	T, C, D, V, Z	T, C, D, V, Z	DBIN,DBINP:
	/Converts scientific	When using M802	3 to convert	9 steps
	format data to floating	data to floating point format, only		
	point format	double word (32 bit) data		
		registers (D) may	be used.	

Operation 1:


The BCD source data (S) is converted into an equivalent binary number and stored at the destination device (D). If the source data



is not provided in a BCD format an error will occur. This instruction can be used to read in data directly from thumbwheel switches.

Operation 2:

This function is equivalent to FNC 119 EBIN Data (S) is converted from 'scientific format' to 'floating point' format (D). This instruction requires double word (32 bit) operation and data registers as devices (S) and (D) to operate correctly.



4.3 Arithmetic And Logical Operations - Functions 20 to 29

Contents:

ADD -	Addition	FNC 20
SUB -	Subtraction	FNC 21
MUL -	Multiplication	FNC 22
DIV -	Division	FNC 23
INC -	Increment	FNC 24
DEC -	Decrement	FNC 25
WAND -	Word AND	FNC 26
WOR -	Word OR	FNC 27
WXOR -	Word Exclusive OR	FNC 28
NEG -	Negation	FNC 29

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e.

positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P- A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.3.1 ADD (FNC 20)

Mnemonic	Function		Oper	Program steps	
Willemonic	Function	S1	S2	D	Flogram steps
ADD	The value of the	K, H, KnX, KnY,		KnY, KnM, KnS,	ADD, ADDP:
FNC 20	two source	KnM, KnS,T, C, D,		T, C, D, V, Z	7 steps
(Addition)	devices is	V, Z			DADD,DADDP:
	added and the	When us	When using M8023 to add floating		13 steps
	result stored in	point data,only double word (32 bit)			
	the destination	data registers (D) or constants (K/H)		constants (K/H)	
	device	may be u	sed.		

Operation 1:

The data contained within the source devices (S₁, S₂) is combined and the total is stored at the specified destination device (D).




Points to note:

- a) All calculations are algebraically processed, i.e. 5 + (-8) = -3.
- b) The same device may be used as a source (S₁ or S₂) and as the destination (D). If this is the case then the ADD instruction would actually operate continuously. This means on every scan the instruction would add the result of the last scan to the second source device. To prevent this from happening the pulse modifier should be used or an interlock should be programmed.
- c) If the result of a calculation is "0" then a special auxiliary flag, M8020 is set ON.
- d) If the result of an operation exceeds 32,767 (16 bit limit) or 2,147,483,647 (32 bit limit) the carry flag, M8022 is set ON. If the result of an operation exceeds -32,768 or -2,147,483,648 the borrow flag, M8021 is set ON. When a result exceeds either of the number limits, the appropriate flag is set ON (M8021 or M8022) and a portion of the carry/borrow is stored in the destination device. The mathematical sign of this stored data is reflective of the number limit which has been exceeded, i.e. when -32,768 is exceeded negative numbers are stored in the destination device but if 32,767 was exceeded positive numbers would be stored at D.
- e) If the destination location is smaller than the obtained result, then only the portion of the result which directly maps to the destination area will be written, i.e if 25 (decimal) was the result, and it was to be stored at K1Y4 then only Y4 and Y7 would be active. In binary terms this is equivalent to a decimal value of 9 a long way short of the real result of 25!

Operation 2:

This function is equivalent to FNC 120 EADD. When 'floating point mode flag' M8023 is active, i.e. ON, DADD and DADDP instructions can be used to perform floating point additions.




When M8023 is reset, i.e. OFF floating point manipulation will not occur. Constants (K/H) and floating point numbers (stored in double data registers D) can be added in any configuration. The constants (K/H) will automatically be converted to the 'floating point format' for the addition operation. Answers for an operation can only be stored in double (32 bit) data registers. Items a) and b) above are also valid for this operating mode.

Note: The appropriate dedicated floating point instruction should be used instead E.g. Instead of DADD with M8023 ON, use FNC 120, DEADD.

4.3.2 SUB (FNC 21)

Mnemoni	Function	Operands			Program steps
С	Tunction	S1	S2	D	Frogram steps
SUB	One source	K, H, KnX, KnY, KnM,		KnY, KnM, KnS,	SUB, SUBP:
FNC 21	device is Subtracted	KnS, T, C, D, V, Z		T, C, D, V, Z	7 steps
(Subtract	from the other-the	When usin	When using M8023 to Subtract floating		
)	result is stored in the	point data,only double word (32 bit) data			DSUB, SUBP:
	destination device	registers (D) or constants (K/H) may be			13 steps
		used.			

Operation 1: The data contained within the source device, S₂ is subtracted from the contents of source device S₁. The result or remainder of this calculation is stored in the destination device D. Note: the 'Points to note',



under the ADD instruction (previous page) can also be similarly applied to the subtract instruction.


Operation 2: This function is equivalent to FNC 121 ESUB. The information regarding 'Operation2:' of the ADD instruction apply similarly to this second operation of the SUB instruction (with the exception of a subtraction being performed instead of an addition). Again, only constants and double data words can be manipulated with only DSUB, DSUBP instruction formats being valid.

4.3.3 MUL (FNC 22)

Mnemonic	Function		C	Program steps	
Milemonic Function	Function	S1	S2	D	Flogram steps
MUL	Multiplies the	K, H, KnX, KnY,		KnY,KnM,KnS, T, C, D,	MUL, MULP:
FNC 22	two source	KnM, KnS, T, C,		Z(V)	7steps
(Multiplica	devices	D, V, Z		Note: Z(V) may NOT be	DMUL, DMULP:
-tion)	together the			usedfor 32 bit operation	13 steps
	result is stored in	When usi	ng M802		
	the destination	data, only	double v		
	device	registers (D) or constants (K/H) may be			
		used.			

Operation 1:

The contents of the two source devices (S1, S2) are multiplied together and the result is stored at the destination device (D). Note the normal rules of algebra apply.




Points to note:

- a) When operating the MUL instruction in 16bit mode, two 16 bit data sources are multiplied together. They produce a 32 bit result. The device identified as the destination address is the lower of the two devices used to store the 32 bit result. Using the above example with some test data:
 - $5 (D0) \times 7 (D2) = 35$ The value 35 is stored in (D4, D5) as a single 32 bit word.
- b) When operating the MUL instruction in 32 bit mode, two 32 bit data sources are multiplied together. They produce a 64 bit result. The device identified as the destination address is the lower of the four devices used to store the 64 bit result.
- c) If the location of the destination device is smaller than the obtained result, then only the portion of the result which directly maps to the destination area will be written, i.e if a result of 72 (decimal) is to be stored at K1Y4 then only Y7 would be active. In binary terms this is equivalent to a decimal value of 8, a long way short of the real result of 72!

Operation 2:

This function is equivalent to FNC 122 EMUL. When 'floating point mode flag' M8023 is active,i.e. ON, DMUL and DMULP instructions can be used to perform floating point multiplications.

When M8023 is reset, i.e. OFF floating point manipulation will not occur. Constants (K/H) and



floating point numbers (stored in double data registers D) can be used in any configuration. The constants (K/H) will automatically be converted to the 'floating point format' for the operation. Answers for an operation are stored (completely) in one pair of double (32 bits) data registers and not 2 pairs (64 bits) as used in 'Operation 1:'. The normal rules of algebra apply to floating point multiplication.

4.3.4 DIV (FNC 23)

Mnemonic	Function	Operands			Program
Milemonic	Function	S1	S2	D	steps
DIV	Divides one	K, H, KnX	K, KnY,	KnY,KnM,KnS, T, C, D, Z(V)	DIV,DIVP:
FNC 23	source value by	KnM, KnS	S, T, C,	Note: Z(V) may NOT be	7steps
(Division)	another the	D, V, Z		used for 32 bit operation	
	result is stored	When using M8023 to subtract floating point data,		DDIV,	
	in the	only double word (32 bit) data registers (D) or			DDIVP:
	destination	constants (K/H) may be		y be used to perform	13 steps
	device				

Operation 1:

The primary source (S₁) is divided by the secondary source (S₂). The result is stored in the destination (D). Note the normal rules of algebra apply.



Points to note:

- a) When operating the DIV instruction in 16bit mode, two 16 bit data sources are divided into each other. They produce two 16 bit results. The device identified as the destination address is the lower of the two devices used to store the these results.
 - This storage device will actually contain a record of the number of whole times S₂ will divide into S₁ (the quotient).
 - The second, following destination register contains the remained left after the last whole division (the remainder). Using the previous example with some test data:

$$51 (D0) \div 10 (D2) = 5(D4) 1(D5)$$

This result is interpreted as 5 whole divisions with 1 left over $(5 \times 10 + 1 = 51)$.

- b) When operating the DIV instruction in 32 bit mode, two 32 bit data sources are divided into each other. They produce two 32 bit results. The device identified as the destination address is the lower of the two devices used to store the quotient and the following two devices are used to store the remainder, i.e. if D30 was selected as the destination of 32 bit division operation then D30, D31 would store the quotient and D32, D33 would store the remainder. If the location of the destination device is smaller than the obtained result, then only the portion of the result which directly maps to the destination area will be written. If bit devices are used as the destination area, no remainder value is calculated.
- c) If the value of the source device S₂ is 0 (zero) then an operation error is executed and the operation of the DIV instruction is cancelled.

Operation 2:


This function is equivalent to FNC 123 EDIV. Theinformation regarding 'Operation2:' of the MUL instruction apply similarly to this second operation of the DIV instruction (with the exception of a division being performed instead of a multiplication). Again, only constants and double data words can be manipulated with only DDIV, DDIVP instruction formats being valid. Answers for an operation are stored (completely) in one pair of double (32 bits) data registers, i.e. answers are not split in to quotient and remainder as in 'Operation 1:'. The normal rules of algebra apply to floating point division.

4.3.5 INC (FNC 24)

Mnemonic Function		Operands	Program steps
		D	Flogram steps
INC	The designated device is	KnY, KnM, KnS,	INC,INCP:
FNC 24	incremented by 1 on every	T, C, D, V, Z	3 steps
(Increment)	execution of the instruction	Standard V,Z rules apply for 32	DINC, DINCP:
		bit operation	5 steps

Operation:

On every execution of the instruction, the device specified as the destination D has its current value incremented (increased) by a value of 1.



In 16 bit operation, when +32,767 is reached, the

next increment will write a value of -32,768 to the destination device.

In 32 bit operation, when +2,147,483,647 is reached the next increment will write a value of -2,147,483,648 to the destination device.


In both cases there is no additional flag to identify this change in the counted value.

4.3.6 DEC (FNC 25)

Mnemonic	Function	Operands	Program steps	
Willemonic	i unction	D	r rogram steps	
DEC	The designated device is	KnY, KnM, KnS, T, C, D, V, Z	DEC,DECP:	
FNC 25	decremented by 1 on	Standard V,Z rules apply for	3 steps	
(Decrement)	every execution of the	32 bit operation	DDEC,DDECP:	
	instruction		5 steps	

Operation:

On every execution of the instruction, the device specified as the destination D has its current value decremented (decreased) by a value of 1.



In 16 bit operation, when -32,768 is reached the next

increment will write a value of +32,767 to the destination device.

In 32 bit operation, when -2,147,483,648 is reached the next increment will write a value of +2,147,483,647 to the destination device.


In both cases there is no additional flag to identify this change in the counted value.

4.3.7 WAND (FNC 26)

Mnemonic Function			Opera	Program steps	
winemonic	Function	S1	S2	D	Program steps
WAND	A logical AND is	K, H, Kr	X, KnY,	KnY, KnM,	WAND,WANDP:
FNC 26	performed on the source	KnM, Kr	nS, T,	KnS, T, C, D,	7 steps
(Logical	devices result stored at	C, D, V, Z		V, Z	DAND, DANDP:
word AND)	destination				13 steps

Operation:

The bit patterns of the two source devices are analyzed (the contents of S2is compared against the contents of S1). The



result of the logical AND analysis is stored in the destination device (D).

The following rules are used to determine the result of a logical AND operation. This takes place for every bit contained within the source devices:

General rule: (S1) Bit n WAND (S2) Bit n = (D) Bit n

1 WAND 1 = 1 0 '

0 WAND 1 = 0

1 WAND 0 = 0


0 WAND 0 = 0

4.3.8 WOR (FNC 27)

Mnemonic	Function		Program steps		
WITTETTIOTIC	memonic Function		S2	D	Frogram steps
WOR	A logical OR is	K,H, KnX,ł	ζηΥ,	KnY, KnM, KnS,	WOR,WORP:
FNC 27	performed on the	KnM, KnS,	T, C,	T, C, D, V, Z	7 steps
(Logical	source devices result	D, V, Z			DOR, DORP:
word OR)	stored at destination				13 steps

Operation:

The bit patterns of the two source devices are analyzed (the contents of S2is compared against the contents of S1). The result of the



logical OR analysis is stored in the destination device (D).

The following rules are used to determine the result of a logical OR operation. This takes place for every bit contained within the source devices:

General rule: (S_1) Bit n WOR (S_2) Bit n = (D) Bit n

1 WOR 1 = 1

0 WOR 1 = 1

1 WOR 0 = 1

0 WOR 0 = 0

4.3.9 WXOR (FNC 28)

Mnemonic Function			Oper	Program steps	
		S1	S2	D	Program steps
WXOR	A logical XOR is	K,H,KnX	(,KnY,	KnY, KnM,	WXOR, WXORP:
FNC 28	performed on the	KnM, Kn	ıS,	KnS,	7 steps
(Logical	source devices result	T, C, D, V, Z		T, C, D, V, Z	DXOR, DXORP:
exclusive OR)	stored at destination				13 steps

Operation:

The bit patterns of the two source devices are analyzed (the contents of S₂ is compared against the contents of S₁). The



result of the logical XOR analysis is stored in the destination device (D).

The following rules are used to determine the result of a logical XOR operation. This takes place for every bit contained within the source devices:

General rule: (S1)Bit n WXOR (S2)Bit n = (D)Bit n

1 WXOR 1 = 0 0 WXOR 1 = 1 1 WXOR 0 = 1 0 WXOR 0 = 0


4.3.10 NEG (FNC 29)

Magmania			Operand	Drogram atons	
Mnemonic	Function	S1	S2	D	Program steps
NEG	Logically inverts	K,H,		KnY, KnM,	NEG,NEGP:
FNC 29	the contents of	KnX,KnY, K	KnX,KnY, KnM, KnS,		3 steps
(Negation)	the designated	T, C, D, V, Z		T, C, D, V, Z	DNEG, DNEGP:
	device				5 steps

Operation:

The bit pattern of the selected device is inverted.

This means any occurrence of a '1' becomes a '0' and any occurrence of a '0' will be written as a '1'.



When this is complete, a further binary 1 is added to the

bit pattern. The result is the total logical sign change of the selected devices contents, e.g. a positive number will become a negative number or a negative number will become a positive.

4.4 Rotation And Shift - Functions 30 to 39 Contents:

ROR -	Rotation Right	FNC 30
ROL -	Rotation Left	FNC 31
RCR -	Rotation Right with Carry	FNC 32
RCL -	Rotation Left with Carry	FNC 33
SFTR -	(Bit) Shift Right	FNC 34
SFTL -	(Bit) Shift Left	FNC 35
WSFR -	Word Shift Right	FNC 36
WSFL -	Word Shift Left	FNC 37
SFWR -	Shift Register Write	FNC 38
SFRD -	Shift Register Read	FNC 39

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.4.1 ROR (FNC 30)


Mnemonic	Function	Opera	Operands		
Willemonic	1 diletion	D	n	Program steps	
ROR	The bit pattern	KnY, KnM, KnS,	K, H,	ROR, RORP:	
FNC 30	of the	T, C, D, V, Z		5 steps	
(Rotation right)	destination	Note:	Note:		
	device is rotated	16 bit operation	16 bit operation	DROR,	
	'n' places to the	Kn=K4,	n 16	DRORP:	
	right on every	32 bit operation	32 bit operation	9 steps	
	execution	Kn=K8	n 32		

Operation:

The bit pattern of the destination device (D) is rotated n bit places to the right on every operation of the instruction.

The status of the last bit rotated is copied to the carry flag M8022.

The example shown left is based on the instruction noted above it, where the bit pattern represents the contents of D0.



4.4.2 ROL (FNC 31)


Mnemonic	Function	Opera	Program steps	
WITTETTIOTIC		S	D	i iogram steps
ROL	The bit pattern	KnY, KnM, KnS,	K, H,	ROL, ROLP:
FNC 31	of the	T, C, D, V, Z		5 steps
(Rotation left)	destination	Note:	Note:	
	device is rotated	16 bit operation	16 bit operation	DROL,
	'n' places to the	Kn= K4,	n≤ 16	DROLP:
	left on every	32 bit operation	32 bit operation	9 steps
	execution	Kn= K8	n≤ 32	

Operation:

The bit pattern of the destination device (D) is rotated n bit places to the left on every operation of the instruction.

The status of the last bit rotated is copied to the carry flag M8022.

The example shown left is based on the instruction noted above it, where the bit pattern represents the contents of D0.



X000

D

D0

K4

ROL

4.4.3 RCR (FNC 32)


Mnemonic	Function	Opera	Program steps	
Willemonic		D	n	1 Togram Steps
RCR	The contents of	KnY, KnM, KnS,	K, H,	RCR,RCRP:
FNC 32	the destination	T, C, D, V, Z		5 steps
(Rotation right	device are	Note:	Note:	DRCR,
with carry)	rotated	16 bit operation	16 bit operation	DRCRP:
	right with 1 bit	Kn= K4,	n≤ 16	9 steps
	extracted to the	32 bit operation	32 bit operation	
	carry flag	Kn= K8	n≤ 32	

Operation:

The bit pattern of the destination device (D) is rotated n bit places to the right on every operation of the instruction.

The status of the last bit rotated is moved into the carry flag M8022. On the following operation of the instruction M8022 is the first bit to be moved back into the destination device.

The example shown left is based on the instruction noted above it, where the bit pattern represents the contents of D0.



4.4.4 RCL (FNC 33)


Mnemonic	Function	Opera	Program steps	
Willemonic		S	D	Frogram steps
RCL	The contents of	KnY, KnM, KnS,	K, H,	RCL, RCLP:
FNC 33	the destination	T, C, D, V, Z		5 steps
(Rotation left	device are	Note:	Note:	DRCL,
with carry)	rotated	16 bit operation	16 bit operation	DRCLP:
	left with 1 bit	Kn= K4,	n≤16	9 steps
	extracted to the	32 bit operation	32 bit operation	
	carry flag	Kn= K8	n≤32	

Operation:

The bit pattern of the destination device (D) is rotated n bit places to the left on every operation of the instruction.

The status of the last bit rotated is moved into the carry flag M8022. On the following operation of the instruction M8022 is the first bit to be moved back into the destination device.

The example shown left is based on the instruction noted above it, where the bit pattern represents the contents of D0.




4.4.5 SFTR (FNC 34)

Mnemonic	Function	Operands				Drogram stone
IVITICITIONIC		S	D	n1	n ₂	Program steps
SFTR	The status of the	X, Y, M, S	Y, M, S	K, H,		SFTR,SFTRP:
FNC 34	source devices					9 steps
(Bit shift right)	are copied to a			Note:		
	controlled bit			n2 n1 .	1024	
	stack moving					
	the existing data					
	to the right					

Operation:

The instruction copies n₂ source devices to a bit stack of length n₁. For every new addition of n₂ bits, the existing data within the bit stack is shifted n₂




bits to the right. Any bit data moving to a position exceeding the n₁ limit is diverted to an overflow area. The bit shifting operation will occur every time the instruction is processed unless it is modified with either the pulse suffix or a controlled interlock.

4.4.6 SFTL (FNC 35)

Mnemonic	Function	Operands				Program steps
IVITICITIONIC		S	D	N1	N2	Program steps
SFTL	The status of the	X, Y, M, S	Y, M, S	K, H,		SFTL,SFTLP:
FNC 35	source devices					9 steps
(Bit shift left)	are copied to a			Note:		
	controlled bit			n2 n1 .	1024	
	stack moving					
	the existing					
	data to the left					

Operation:

The instruction copies n₂ source devices to a bit stack of length n₁. For every new addition of n₂ bits, the existing data within the bit stack is shifted n₂ bits to the left. Any bit data moving to



a position exceeding the n1 limit is diverted to an overflow area.

The bit shifting operation will occur every time the instruction is processed unless it is modified with either the pulse suffix or a controlled interlock.


4.4.7 WSFR (FNC 36)

Mnemonic	Function		Operar	Program steps		
Willemonic	1 unction	S	D	N1	N2	Frogram steps
WSFR	The value of the	KnX,	KnY,	K, H,		SFTR,SFTRP:
FNC 36	source devices	KnY,	KnM,KnS			9 steps
(Word shift	are copied to a	KnM,KnS,	T, C, D	Note:		
right)	controlled word	T, C, D		n2 ≤n1 ≤	512	
	stack moving					
	the existing data					
	to the right					

Operation:

The instruction copies n₂ source devices to a word stack of length n₁. For each addition of n₂ words, the existing data within the word stack is shifted n₂ words to the right. Any word data moving to a position exceeding the n₁limit is diverted to an overflow area.

The word shifting operation will occur every time the instruction is processed unless it is modified with either the pulse suffix or a controlled interlock.



Note: when using bit devices as source (S) and destination (D) the Kn value must be equal.


4.4.8 WSFL (FNC 37)

Mnemonic	Function		Opera	Program steps		
Willemonic	1 unction	S	D	N1	N2	Frogram steps
WSFL	The value of the	KnX, KnY,	KnY,KnM,	K, H,		WSFL,
FNC 37	source devices	KnM,KnS,	KnS,			WSFLP:
(Word shift left)	are copied to a	T, C, D	T, C, D	Note:		9 steps
	controlled word			n2 n1 .	512	
	stack moving					
	the existing data					
	to the left					

Operation:

The instruction copies n₂ source devices to a word stack of length n₁. For each addition of n₂ words, the existing data within the word stack is shifted n₂ words to the left. Any word data moving to a position exceeding the n₁ limit is diverted to an overflow area.

The word shifting operation will occur every time the instruction is processed unless it is modified with either the pulse suffix or a controlled interlock.




Note: when using bit devices as source (S) and destination (D) the Kn value must be equal.

4.4.9 SFWR (FNC 38)

Mnemonic	Function		Program steps		
Willemonic	1 diletion	S	D	N	Frogram steps
SFWR	This instruction	K, H,	KnY, KnM,	K, H,	SFWR,
FNC 38	creates and	KnX, KnY,	KnS,		SFWRP:
(Shift register	builds	KnM,KnS,	T, C, D,	Note:	7 steps
write)	a FIFO stack n	T, C, D, V, Z		2 n1 512	
	devices long				
	-must be used				
	with SFRD FNC				
	39				

Operation:

The contents of the source device (S) are written to the FIFO stack. The position of insertion into the stack is automatically calculated by the PLC.



The destination device (D) is the head address of the FIFO stack. The contents of D identify where the next record will be stored (as an offset from D+1). If the contents of D exceed the value "n-1" (n is the length of the FIFO stack) then insertion into the FIFO stack is stopped. The carry flag M8022 is turned ON to identify this situation.


- a) FIFO is an abbreviation for 'First-In/ First-OUT'.
- b) Although n devices are assigned for the FIFO stack, only n-1 pieces of information may be written to that stack. This is because the head address device (D) takes the first available register to store the information regarding the next data insertion point into the FIFO stack.
- c) Before starting to use a FIFO stack ensure that the contents of the head address register (D) are equal to '0' (zero).
- d) This instruction should be used in conjunction with SFRD FNC 39. The n parameter in both instructions should be equal.

4.4.10 SFRD (FNC 39)

Mnemonic	Function		Drogram stone			
winemonic	Function	S	D	N	Program steps	
SFRD	This instruction	KnY, KnM,	KnY, KnM,	K, H,	SFRD,	
FNC 39	reads and	KnS,	KnS,		SFRDP:	
(Shift register	reduces FIFO	T, C, D,	T, C, D,	Note:	7 steps	
read)	stack- must be		V, Z	2 n . 512		
	used with SFWR					
	FNC 38					

Operation:

The source device (S) identifies the head address of the FIFO stack. Its contents reflect the last entry point of data on to the FIFO stack, i.e. where the end of the FIFO is (current position).



This instruction reads the first piece of data from the FIFO stack (register S+1), moves all of the data within the stack 'up' one position to fill the read area and decrements the contents of the FIFO head address (S) by 1. The read data is written to the destination device (D). When the contents of the source device (S) are equal to '0' (zero), i.e. the FIFO stack is empty, and the flag M8020 is turned ON.

- a) FIFO is an abbreviation for 'First-In/ First-OUT'.
- b) Only n-1 pieces of data may be read from a FIFO stack. This is because the stack requires that the first register, the head address (S) is used to contain information about the current length of the FIFO stack.
- c) This instruction will always read the source data from the register S+1.
- d) This instruction should be used in conjunction with SFWR FNC 38. The n parameter in both instructions should be equal.

4.5 Data Operation - Functions 40 to 49 Contents:

ZRST -	Zone Reset	FNC 40
DECO -	Decode	FNC 41
ENCO -	Encode	FNC 42
SUM -	The Sum Of Active Bits	FNC 43
BON -	Check Specified Bit Status	FNC 44
MEAN -	Mean	FNC 45
ANS -	(Timed) Annunciator Set	FNC 46
ANR -	Annunciator Reset	FNC 47
SQR -	Square Root	FNC 48
FLT -	Float, (Floating Point)	FNC 49

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e.

positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. the addition of V or Z is either invalid or will have no effect to the value of the operand.

4.5.1 ZRST (FNC 40)

Mnemonic	Function	Оре	Program steps		
Milemonic Function		D1	D2	Frogram steps	
ZRST	Used to reset a	Y, M,S,		ZRST,	
FNC 40	range of like	T, C, D		ZRSTP:	
(Zone	devices in one	Note:		5 steps	
Reset)	operation	D1must be less tha	n or equal (\leq) to D2.		
		Standard and High			
		cannot be mixed			

Operation:

The range of devices, inclusive of those specified as the two destinations are reset, i.e. for data devices the current value is set to 0 (zero) and for



bit elements, the devices are turned OFF, i.e. also set to 0 (zero).

The specified device range cannot contain mixed device types, i.e. C000 specified as the first destination device (D₁) cannot be paired with T199 as the second destination device (D₂). When resetting counters, standard and high speed counters cannot be reset as part of the same range.


If D₁ is greater than (>) D₂ then only device D₁ is reset.

4.5.2 DECO (FNC 41)

Mnemonic	Function		Or	perands	Program
MillerHorlic	Function	S	D	N	steps
DECO	Source data value	K, H,	Υ, Μ,	K, H,	DECO,
FNC 41	Q identifies the	X, Y,	S,	Note:	DECOP:
(Decode)	Qth bit of the	M,S,	T, C, D	D= Y,M,S then n range =	7 steps
	destination device	T, C, D,		1-8	
	which will be	V,Z		D= T,C,D then	
	turned ON			n range = 1-4	
				n= 0, then no processing	

Operation:

Source data is provided by a combination of operands S and n. Where S specifies the head address of the data and n, the number of consecutive bits. The source data is read as a single number (binary to decimal conversion) Q. The source number Q is the location of a bit within the destination device (D) which will be turned ON (see example opposite). When the destination device is a



data device n must be within the range 1 to 4 as there are only 16 available destination bits in a single data word. All unused data bits within the word are set to 0.


4.5.3 ENCO (FNC 42)

Mnemonic Function			Program		
Milleriloriic	Tunction	S	D	N	steps
ENCO	Then location of	X, Y, M,	T, C,	K, H,	ENCO,
FNC 42	the highest active	S,	D, V,Z	Note:	ENCOP
(Encode)	bit is stored as a	T, C, D,		S=X, Y, M, S then	7 steps
	numerical position	V, Z		n range=1-8	
	from the head			S= T,C,D then	
	address			n range = 1-4	
				n = 0, then no processing:	

Operation:

The highest active bit within the readable range has its location noted as a numbered offset from the source head address (S). This is stored in the destination register (D).

- a) The readable range is defined by the largest number storable in a binary format within the number of
 - destination storage bits specified by n, i.e. if n was equal to 4 bits a maximum number within the range 0 to 15 can be written to the destination device. Hence, if bit devices were being used as the source data, 16 bit devices would be used, i.e. the head bit device and 15 further, consecutive devices.
- b) If the stored destination number is 0 (zero) then the source head address bit is ON, i.e. the active bit has a 0 (zero) offset from the head address. However, if NO bits are ON within the source area, 0 (zero) is written to the destination device and an error is generated.
- c) When the source device is a data or word device n must be taken from the range 1 to 4 as there are only 16 source bits available within a single data word.




4.5.4 SUM (FNC 43)

Mnemonic	Function	Opera	ands	Program steps	
Millernonic	Function	S	D	Frogram steps	
SUM	The number (quantity) of	K, H,	KnY, KnM,	SUM,SUMP:	
FNC 43	active bits in the source	KnX, KnY,	KnS,	7 steps	
(Sum of	data is stored in the	KnM, KnS,	T, C, D, V,	DSUM,DSUMP:	
active bits)	destination device	T, C, D, V, Z	Z	9 steps	

Operation:

The number of active (ON) bits within the source device (S), i.e. bits which have a value of "1" are counted. The count is stored in the destination register (D). If a double word format is used, both the source and destination devices use 32 bit, double registers. The destination device will always have its upper 16 bits set to 0 (zero) as the counted value can never be more than 32.

If no bits are ON then zero flag, M8020 is set.




4.5.5 BON (FNC 44)

Mnemonic	Function		Program steps			
Willemonic	Function	S	D	n	- Flogram steps	
BON	The status of the	K, H,	Y, M, S	K,H,	BON, BONP:	
FNC 44	specified bit in the	KnX, KnY,		Note:	7steps	
(Check	source device is	KnM, KnS,		16 bit operation	DBONP,DBON:	
specified	indicated at the	T, C, D, V,		n=0 to 15	13 steps	
bit status)	destination	Z		32 bit operation		
				n=0 to 31		

Operation:

A single bit position (n) is specified from within a source device/area (S). n could be regarded as a specified offset from the source head address (S), i.e. 0 (zero) being the first device (a 0 offset) where as an offset of 15 would actually be the 16th device. If the identified bit becomes active, i.e. ON, the destination device (D) is activated to "flag" the new status.

The destination device could be said to act as a mirror to the status of the selected bit source.




4.5.6 MEAN (FNC 45)

Mnemonic Function			Operands	Program steps	
WITTETTIOTIC	Function	S	D	n	Frogram steps
MEAN	Calculates the	KnX, KnY,	KnY, KnM,	K,H,	MEAN,MEANP:
FNC 45	mean of a range	KnM, KnS,	KnS,	Note:	7 steps
(Mean)	of devices	T, C, D	T, C, D, V, Z	n=1 to 64	DMEAN,DMEANP:
					13steps

Operation:

The range of source data is defined by operands Sand n. S is the head address of the source data and n specifies the number of consecutive source devices used.

The value of all the devices within the source range is summed and then divided by the number of devices summed, i.e. n. This generates an integer mean value which is stored in the destination device (D). The remainder of the calculated mean is ignored.



General rule

$$D = \frac{{{Sn \atop S} \atop S}}{n} = \frac{(S0 + S1 + \dots SN)}{n}$$
Example

$$D10 = (D0 + D1 + D3)$$

Points to note:

If the source area specified is actually smaller than the physically available area, then only the available devices are used. The actual value of n used to calculate the mean will reflect the used, available devices. However, the value for n which was entered into the instruction will still be displayed. This can cause confusion as the mean value calculated manually using this original n value will be different from that which is displayed.


If the value of nis specified outside of the stated range (1 to 64) an error is generated.

4.5.7 ANS (FNC 46)

Mnemonic	Function		Program		
Willemonic	FUNCTION	S	D	n	steps
ANS	This instruction starts	Т	S	K,H,	ANS:
FNC 46	a timer. Once timed	Note:	Note:	Note:	7 steps
(Timed	out the selected	available	annunciator	n range 1 to	
annunciator	annunciator flag is set	range	range S900	32,767 – in units	
set)	ON	T0 to T199	to S999	of 100msec	

Operation:

This instruction, when energized, starts a timer (S) for n, 100 msec. When the timer completes its cycle the assigned annunciator (D) is set ON.




If the instruction is switched OFF during or after completion of the timing cycle the timer is automatically reset. However, the current status of the annunciator coil remains unchanged.

4.5.8 ANR (FNC 47)

Mnemonic	Function	Operands	Program steps
Milleriforfic	Function	D	Frogram steps
ANR	The lowest active annunciator	N/A	ANR,ANRP:
FNC 47	is reset on every operation of		1step
(Annunciator	this instruction		
reset)			

Operation:

Annunciators which have been activated are sequentially reset one-by-one, each time the ANR instruction is operated. If the ANR instruction is driven



continuously it will carry out its resetting operation on every program scan unless it is modified by the pulse, P prefix or by a user defined program interlock.


4.5.9 SQR (FC 48)


Mnemonic	Function	Operands		Drogram etone	
Milemonic	Function	S	D	Program steps	
SQR	Performs a			SQR, SQRP:	
FNC 48	mathematical			5 steps	
(Square root)	square root e.g	K,H,D	D	DSQR,DSQRP:	
	$D=\sqrt{S}$			9 steps	

Operation1:

This instruction performs a square root operation on source data (S) and stores the result at destination device (D). The operation is conducted entirely in whole integers rendering the square root answer rounded to the lowest whole number. For example, if (S) = 154, then (D) is calculated as being 12. M8020 is set ON when the square root operation result is equal to zero.

Answers with rounded values will activate M8021.





General notes:

Performing any square root operation (even on a calculator) on a negative number will result in an error. This will be identified by special M coil M8067 being actived:

$$\sqrt{-168}$$
=Error and M8067 will be set ON


This is true for both operation modes.

4.5.10 FLT (FNC 49)

Mnemonic Function		Oper	ands	Program etone	
winemonic	Function	S	D	Program steps	
FLT	Used to convert data			FLT, FLTP:	
FNC 49	to and from floating	2		5 steps	
(Floating point)	point format	U		DFLT,DFLTP:	
				9 steps	

Operation 1:

When the float instruction is used without the float flag (M8023 = OFF) the source data (S) is converted in to an equivalent value stored in float format at the destination device (D). Please note that two consecutive devices (D and D+1) will be used to store the converted float number. This is true regardless of the size of the source data (S), i.e. whether (S) is a single device (16 bits) or a double device (32 bits) has no effect on the number of devices (D) used to store the floating point number. Examples:



Decimal source data (S)	Floating point destination value (D)
1	1
-26700	-2.67×10^4
404	4.04×10^2

Operation 2: This function is equivalent to FNC 129 INT.

When the float instruction is performed and the float flag M8023 is ON, the float operation will be conducted in reverse to Operation 1. Any floating point format number stored at source (S) will be converting to its decimal equivalent and stored at destination (D).


Points to Note:

a) When floating point numbers are used the zero, borrow and carry flags (M8020, M8021 and M8022 respectively) operate at the following times; M8020, Zero: is activated when the result is Zero.

M8021, Borrow: is activated when the result is smaller than the smallest possible number.

The result is forced to equal the smallest number and the associated flag is set ON.

M8022, Carry: is activated when the result is larger than the largest possible number. The result is forced to equal the largest number and the associated flag is



set ON.

b) Floating point numbers always occupy 32 onsecutive bits, i.e. 2 consecutive data registers. When converting between float and decimal numbers please al-low enough destination devices, i.e.

Instruction	Double word	Status of	Number of source	Number of destinaation	Remark
IIIStruction	operation	M8023	registers(S)	registers(S)	
FLT	NO	OFF	1(S)	2(D,D+1)	Convert to floating point
FLT(INT)	NO	ON	2(S,S+1)	1(D)	Convert to decimal
DFLT	YES	OFF	2(S,S+1)	2(D,D+1)	Convert to floating point
DFLT(DINT)	IES	ON	2(S,S+1)	2(D,D+1)	Convert to decimal

4.6 High Speed Processing - Functions 50 to 59

Contents:

REF -	Refresh	FNC 50
MTR -	Input matrix	FNC 52
HSCS -	High speed counter set	FNC 53
HSCR -	High speed counter reset	FNC 54
HSZ -	High speed counter zone compare	FNC 55
SPD -	Speed detect	FNC 56
PLSY -	Pulse Y output	FNC 57
PWM -	Pulse width modulation	FNC 58
PLSR -	Ramp Pulse output	FNC 59

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - -An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.6.1 REF (FNC 50)

Mnemonic	Function	Opera	Program	
Millemonic	Function	D	n	steps
REF	Forces an	X, Y ,	K, H,	REF, REFP:
FNC 50	immediate update	Note:	Note:	5 steps
(Refresh)	of inputs or outputs	D should always be a	n should always be a	
	as specified	multiple of 10, i.e. 00,	multiple of 8, i.e. 8,	
		10, 20, 30 etc.	16, 24, 32 etc	

Operation:

Standard PLC operation processes output and input status between the END instruction of one program scan and step 0 of the following program scan. If an



immediate update of the I/O device status is required the REF instruction is used. The REF instruction can only be used to update or refresh blocks of 8 (n) consecutive devices. The head address of the refreshed devices should always have its last digit as a 0 (zero), i.e. in units of 10.

Note: A short delay will occur before the I/O device is physically updated, in the case of inputs a time equivalent to the filter setting, while outputs will delay for their set energized time

4.6.2 MTR (FNC 52)

Mnemonic Function				Program		
Millemonic	Function	S	D1	D2	n	steps
MTR FNC 52 (Input matrix)	Multiplexes a bank of inputs	X	Υ	Y,M,S	K,H	MTR: 9 steps
(parau.ix)	into a number of sets of devices.	Note: These operands should always be a			Note: n=2 to 8	
	Can only be used ONCE			00, 10, 20, 30 etc.	11 2 10 0	

Operation:

This instruction allows a selection of 8 consecutive input devices (head address S) to be used multiple (n) times, i.e. each physical input has more than one,

separate and quite different (D₁) signal being processed. The result is stored in a matrix-table (head address D₂).

- a) The MTR instruction involves high speed input/output switching. For this reason this instruction is only recommended for use with transistor output modules.
- b) For the MTR instruction to operate correctly, it must be driven continuously. It is recommended that special auxiliary relay M8000, the PLC RUN status flag, is used.


After the completion of the first full reading of the matrix, operation complete flag M8029 is turned ON. This flag is automatically reset when the MTR instruction is turned OFF.


- c) Each set of 8 input signals are grouped into a 'bank' (there are n number of banks).
- d) Each bank is triggered/selected by a dedicated output (head address D₁). This means the quantity of outputs from D₁, used to achieve the matrix are equal to the number of banks n.
 - As there are now additional inputs entering the PLC these will each have a status which needs recording. This is stored in a matrix-table. The matrix-table starts at the head address D₂. The matrix construction mimics the same 8 signal by n bank configuration. Hence, when a certain input in a selected bank is read, its status is stored in an equivalent position within the result matrix-table.
- e) The matrix instruction operates on an interrupt format, processing each bank of inputs every 20msec. This time is based on the selected input filters being set at 10msec. This wouldresultinan8bankmatrix, i.e. 64inputs(8inputs'8banks) beingreadin160msec.

If high speed inputs (ex. X0) are specified for operand S, the reading time of each bank becomes only 10msec, i.e. a halving of the reading speed. However, additional pull down resistors are required on the drive outputs to ensure the high speed reading does not detect any residual currents from the last operation.

These should be placed in parallel to the input bank and should be of a value of approximately $3.3k\Omega$, 0.5W. For easier use, high speed inputs should not be specified at S.

f) Because this instruction uses a series of multiplexed signals it requires a certain amount of 'hard wiring' to operate. The example wiring diagram to the right depicts the circuit used if the previous example instruction was programmed. As a general precaution to aid successful operation diodes should be places after each input device





(see diagram opposite). These should have a rating of 0.1A, 50V.

g) Example Operation


When output Y20 is ON only those inputs in the first bank are read. These results are then stored; in this example, auxiliary coils M30 to M37. The second step involves Y20 going OFF and Y21 coming ON. This time only inputs in the second bank are read. These results are stored in devices M40 to M47. The last step of this example has Y21 going OFF and Y22 coming ON. This then allows all of the inputs in the third bank to be read and stored in devices M50 to M57. The processing of this instruction example would take 20X3 = 60msec.

4.6.3 HSCS (FNC 53)

Mnemonic Function		Operands			
Milemonic	Function	S1	S2	D	steps
HSCS FNC 53 (High speed counter set)	Sets the selected output when the specified high speed counter value equals the test value	K, H, KnX, KnY, KnM, KnS, T, C, D, Z	C Note: C = 235 to 249,251to 254	Y, M, S Interrupt pointers I010 to I060 can be set	DHSCS: 13 steps

Operation:

The HSCS set, compares the current value of the selected high speed counter (S2) against a selected value (S1). When the counters current value changes to a value equal to S1 the device specified as the destination



(D)is set ON. The example above shows that Y10 would be set ON only when C253's value stepped from 99-100 OR 101-100. If the counters current value was forced to equal 100, output Y10 would **NOT** be set ON.

Points to note:

- a) It is recommended that the drive input used for the high speed counter functions; HSCS, HSCZ is the special auxiliary RUN contact M8000.
- b) If more than one high speed counter function is used for a single counter the selected flag devices (D) should be kept within 1 group of 8 devices, i.e. Y0-7, M10-17.
- c) All high speed counter functions use an interrupt process, hence, all destination devices (D) are updated immediately.

Use of interrupt pointers


Can use interrupt pointers I010 through I060 (6 points) as destination devices (D). This enables interrupt routines to be triggered directly when the value of the specified high speed counter reaches the value in the HSCS instruction.

4.6.4	HSCR	(FNC 54)
-------	-------------	----------

Mnemonic	Function		Program		
Millemonic	Function	S1	S2	D	steps
HSCR	Resets the selected	K, H,	С	Y, M, S,C	DHSCR:
FNC 54	output when the	KnX, KnY,	Note:	Note:	13 steps
(High	specified high	KnM,	C = C235 to	If C, use same	
speed	speed counter	KnS,	C249,C251to C254	counter as S1	
counter	equals the test	T, C, D, Z			
reset)	value				

Operation:

The HSCR, compares the current value of the selected high speed counter (S₂) against a selected value (S₁). When the counters current value changes to a value equal to S₁, the device specified as the destination (D) is reset. In the



example above, Y10 would be reset only when C253's value stepped from 199 to 200 or from 201 to 200. If the current value of C253 was forced to equal 200 by test techniques, output Y10 would **NOT** reset.


For further, general points, about using high speed counter functions, please see the subsection 'Points to note' under the HSCS (FNC 53). Relevant points are; a, b, and c. Please also reference the note about the number of high speed instructions allowable.

4.6.5 HSZ (FNC 55)

Mnemonic Function			Operands			
Willemonic	FullClion	S1	S2	S3	n	steps
HSZ	Operation 1:	K, H,		С	Y, M, S	DHSZ:
FNC 55	The current value of a	KnX, ł	<ηΥ,	Note:	Note:	17 steps
(High	high speed counter is	KnM,	KnS,	C = 235	3 consecutive	
speed zone	checked against a	T, C, [), Z	to249,	devices are	
compare)	specified range			C251 to	used	
		S1≤ S	2	C253		

Operation 1 - Standard:

This instruction works in exactly the same way as the standard ZCP (FNC11). The only difference is that the device being compared is a high speed counter (specified as S₃).



Also, all of the outputs (D) are updated immediately due to the interrupt operation of the DHSZ. It should be remembered that when a device is specified in operand D it is in fact a head address for 3 consecutive devices. Each one is used to represent the status of the current comparison, i.e. using the above example as a basis,

Y10 (D) C251 is less than S₁, K1000 (S₃< S₁)

Y11 (D+1) C251 is greater than or equal S₁, K1000 but less than or equal S₂, K1200 S₁, S₃ S₂)

Y12 (D+2) C251 is greater than S₂, K1200 (S₃> S₂)

For further, general points, about using high speed counter functions please see the subsection 'Points to note' under the HSCS (FNC 52). Relevant points are; a, b, and c. Please also reference the note about the number of high speed instructions allowable

4.6.6 SPD (FNC 56)

(S3

Mnemonic	Function		Operands			
Milleriloriic	Function	S1	S2	D	steps	
SPD	Detects the number	X0 to	K, H, KnX,	T, C, D, Z (V)	SPD:	
FNC 56	of 'encoder' pulses in	X5	KnY,	Note:	7 steps	
(Speed	a given time frame.		KnM, KnS,	3 consecutive devices		
detection)	Results can be used		T, C, D, V,	are used. In the case		
	to calculate speed		Z	of D= Z monitor D8028,		
			Unit is	D8029 and D8030		
			msec			


Operation:

The number of pulses received at S₁ are counted and stored in D+1; this is the current count value.

The counting takes place over a set time frame specified by S₂ in msec. The time remaining on the current 'timed count', is displayed in device D+2.

The numbers of counted pulses (of S1) from the last timed count are stored in D. The timing chart opposite shows the SPD operation in a graphical sense. Note: Current count value, device D+1 Accumulated/ last count value, device D Current time remaining in msec, device D+2

- a) When the timed count frame is completed the data stored in D+1 is
- immediately written to D. D+1 is then reset and a new time frame is started.
 b) Because this is both a high speed and an interrupt process only inputs X0 to
- b) Because this is both a high speed and an interrupt process only inputs X0 to X5 may be used as the source device S1. However, the specified device for S1 must **NOT** coincide with any other high speed function which is operating, i.e. a high speed counter using the same input. The SPD instruction is considered to act as a single phase counter.



- c) Multiple SPD instructions may be used, but the identified source devices S₁ restrict this to a maximum of 6 times.
- d) Once values for timed counts have been collected, appropriate speeds can be calculated using simple mathematics. These speeds could be radial speeds in rpm, linear speeds in M/min it is entirely down to the mathematical manipulation placed on the SPD results. The following interpretations could be used;

Linear speed N (km/h) =
$$\frac{3600 \times (D)}{n \times S2} \times 10^3$$

Where n = the number of linear encoder divisions per kilometer

Radial speed N (rpm) =
$$\frac{60 \times (D)}{n \times S2} \times 10^3$$

Where n = the number of encoder pulses per revolution of the encoder disk.


.

4.6.7	PLSY	(FNC	57)
-------	------	------	-----

Mnemonic	Function		Opera	ands	Program steps
Willemonic	Function	S1 S2 D		Flogram steps	
PLSY FNC 57 Outputs a specified K		K, H, Kı	nΧ,	Υ	PLSY: 7 steps
(Pulse Y output)	(Pulse Y output) number of pulses at			Y000 , Y001	DPLSY: 13steps
a set frequency KnM, K		nS, T,	only		
		C, D, V	Z		

Operation:

A specified quantity of pulses S₂ is output through device D at a specified frequency S₁. This instruction is used in situations where the quantity of outputs is of primary concern.




Points to note:

a) The maximum frequency:

16 bit: 1~321767 Hz 32 bit: 1~100000 HZ

b) The maximum number of pulses: 16 bit operation: 1 to 32,767 pulses, 32 bit operation: 1 to

2,147,483,647 pulses.



M8034

Note: special auxiliary coil M8029 is turned ON when the specified number of pulses has been completed. The pulse count and completion flag (M8029) are reset when the PLSY instruction is de-energized. If "0" (zero) is specified the PLSY instruction will continue generating pulses for as long as the instruction is energized.


- c) A single pulse is described as having a 50% duty cycle. This means it is ON for 50% of the pulse and consequently OFF for the remaining 50% of the pulse. The actual output is controlled by interrupt handling, i.e. the output cycle is NOT affected by the scan time of the program.
- d) The data in operands S₁ and S₂ may be changed during execution. However, the new data in S₂ will not become effective until the current operation has been completed, i.e. the instruction has been reset by removal of the drive contact.
- e) This instruction can only be used once within a program scan. Also, only one of either FNC57 PLSY or FNC 59 PLSR can be in the active program at once. It is possible to use subroutines or other such programming techniques to isolate different instances of these instructions. In this case, the current instruction must be deactivated before changing to the new instance
- f) Because of the nature of the high speed output, transistor output units should be used with this instruction. Relay outputs will suffer from a greatly reduced life and will cause false outputs to occur due to the mechanical 'bounce' of the contacts. To ensure a 'clean' output signal when using transistor units, the load current should be 200mA or higher. It may be found that 'pull up' resistors will be required.
- g) User can use the HSZ (FNC 55) instruction with the PLSY instruction when source device S₁ is set to D8132. Please see page 5-59 for more details.

4.6.8 PWM (FNC 58)

Mnemonic	Function		Operands		Program
Willemonic	Function	S1	S2	D	steps
PWM	Generates a	K, H, KnX, Kr	Y, KnM, KnS,	Y:	PWM:
FNC 58	pulse train with	T, C, D, V, Z		Y000 , Y001	7 steps
(Pulse width	defined pulse	Note:		only	
modulation)	characteristics	S1 S2			

Operation:

A continuous pulse train is output through device D when this instruction is driven. The characteristics of the pulse are defined as: The distance, in time (msec), between two identical parts of consecutive pulses (S₂). And how long, also in time (msec), a single pulse will be active for (S₁).



- a) Because this is a 16 bit instruction, the available time ranges for S₁ and S₂ are 1 to 3000.
- b) A calculation of the duty cycle is easily made by dividing S₁ by S₂. Hence S₁ cannot have a value greater than S₂ as this would mean the pulse is on for longer than the distance between two pulses, i.e. a second pulse would start before the first had finished. If this is programmed an error will occur.
 - This instruction is used where the length of the pulse is the primary concern.
- c) The PWM instruction may only be used once in a users program.
- d) Because of the nature of the high speed output, transistor output units should be used with this instruction. Relay outputs will suffer from a greatly reduced life and will cause false outputs to occur due to the mechanical 'bounce' of the contacts. To ensure a 'clean' output signal when using transistor units, the load current should be 200mA or higher. It may be found that 'pull up' resistors will be required.

4.6.9 PLSR (FNC 59)


Mnemonic	Function		Program			
Willemonic Function		S1	S2	S3	D	steps
PLSR	Outputs a specified	K, H,KnX, K	nY, KnM	, KnS,	Y:	PLSR:
FNC 59	number of pulses,	T, C, D, V, 2	<u>Z</u>		Y000 , Y001	9 steps
(Pulse	ramping up to a				only	DPLSR:
ramp)	set frequency and					17 steps
	back down to stop					

Operation:

A specified quantity of pulses S₂ is output through device D. The output frequency is first ramped up in 10 steps to the maximum frequency S₁ in acceleration time S₃ ms, then



ramped down to stop also in S₃ ms. This instruction is used to generate simple acceleration/deceleration curves where the quantity of outputs is of primary concern.



- a) Users may use frequencies of 10 to 100,000Hz. The frequency should be set to a multiple of 10. If not it will be rounded up to the next multiple of 10.
 The acceleration and deceleration steps are set to 1/10 of the maximum frequency. Take this in to consideration to prevent slipping, when using stepping motors.
- b) The maximum number of pulses: 16 bit operation: 110 to 32,767 pulses, 32 bit operation: 110 to 2,147,483,647 pulses.

 Correct pulse output can not be guaranteed for a setting of 110.
- c) The acceleration time must conform to the limitations described on the next page.
- d) The output device is limited to Y0 or Y1 only and should be transistor type.
- e) This instruction can only be used once within a program scan. Also, only one of either FNC 57 PLSY or FNC 59 PLSR can be in the active program at once. It is possible to use subroutines or other such programming techniques to isolate different instances of this instruction. In this case, the current instruction must be deactivated before changing to the new instance.
- f) If the number of pulses is not enough to reach the maximum frequency then the frequency is automatically cut
- g) Special auxiliary coil M8029 turns ON when the specified number of pulses has been completed. The pulse count and completion flag (M8029) are reset when the

PLSR instruction is de-energized.

Acceleration time limitations

The acceleration time S₃ has a maximum limit of 5000 ms. However, the actual limits of S₃ are determined by other parameters of the system according to the following 4 points.

1) Set S3 to be more than 10 times the maximum program scan time (D8012). If set to less than this, then the timing of the acceleration steps becomes uneven.

$$S3 \geqslant \frac{9000}{S1} \times 5$$

- 2) The following formula gives the minimum value for S3.
- 3) The following formula gives the maximum value for S3.

$$S3 \leqslant \frac{S2}{S1} \times 818$$

4) The pulse output always increments in 10 step up to the maximum frequency as shown on the previous page.

If the parameters do not meet the above conditions, reduce the size of S₁.

- Possible output frequency is limited to 10 to 100,000 Hz. If either the maximum frequency or the acceleration step size are outside this limit then they are automatically adjusted to bring the value back to the limit.
- If the drive signal is switch off, all output stops. When driven ON again, the process starts from the beginning.
- Even if the operands are changed during operation, the output profile does not change. The new values take effect from the next operation.

4.7 Handy Instructions - Functions 60 to 69

Contents:

IST -	Initial State	FNC 60
SER -	Search	FNC 61
ABSD -	Absolute Drum	FNC 62
INCD -	Incremental Drum	FNC 63
TTMR -	Teaching Timer	FNC 64
STMR -	Special Timer - Definable	FNC 65
ALT -	Alternate State	FNC 66
RAMP -	Ramp - Variable Value	FNC 67
ROTC -	Rotary Table Control	FNC 68
SORT -	Sort Data	FNC 69

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
- A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
- An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.7.1 IST (FNC 60)

Mnemonic	Function	Oper	Program		
Willemonic Function		S	D1	D2	steps
IST	Automatically sets up	X, Y, M, S,	S,		IST:
FNC 60	a multi-mode STL	Note:	Note:		7 steps
(Initial	operating system	uses 8 consecutive	S20~S102	23 ,D1 must	
state)		devices	be lower t	han D2	

Operation:

This instruction automatically sets up a multi-mode STL operating system. This consists of variations of 'manual' and 'automatic' operation modes.

S D1 D2 IST X20 S20 S40 M8000

Points to note:

- a) The IST instruction automatically assigns and uses many bit flags and word devices; these are listed in the boxed column on the right of this page.
- b) The IST instruction may only be used **ONCE**.

It should be programmed close to the beginning of the program, before the controlled STL circuits.

c) The required operation mode is selected by driving the devices associated with operands S+0through to S+4(5 inputs). None of the devices within this range should be ON at the same time. It is recommended that these 'inputs' are selected through use of a rotary switch.

If the currently selected operating mode is changed before the 'zero return complete' flag (M8043) is set, all outputs will be turned OFF.

 d) The 'zero position' is a term used to identify a datum position from where the controlled device, starts from and returns too after it has completed its task. Hence, the operating mode 'zero

Assigned devices

Indirect user selected devices:

S₊₀ Manual operation

S+1 Zero return

S+2 Step operation

S+3 One cycle operation

S+4 Cyclic operation

S+5 Zero return start

S₊₆ Automatic operation start

S+7 Stop

Initial states:

S0 initiates 'manual' operation

S1 initiates 'zero return' operation

S2 initiates 'automatic' operation

General states:

S10 to S19 'zero return' sequence

D₁ to D₂ 'automatic return' sequence

Special bit flags:

M8040 = ON STL state transfer is inhibited

M8041 = ON initial states are enabled

M8042 = Start pulse given by start input

M8043 = ON zero return completed

M8044 = ON machine zero detected

M8047 = ON STL monitor enabled

return', causes the controlled system to return to this datum.

e) The available operating modes are split into two main groups, manual and automatic. There are sub-modes to these groups. Their operation is defined as:

Manual

Manual (selected by device S+0)- Power supply to individual loads is turned ON and OFF

by using a separately provided means, often additional push buttons.

Zero Return (selected by device S+1) -Actuators are returned to their initial positions when the Zero input (S+5) is given.

Automatic

One Step (selected by device S+2)- The controlled sequence operates automatically but will only proceed to each new step when the start input (S+6) is given.

One Cycle (selected by device S+3) - The controlled actuators are operated for **one** operation cycle. After the cycle has been completed, the actuators stop at their 'zero' positions. The cycle is started after a 'start' input (S+6) has been given.

A cycle which is currently being processed can be stopped at any time by activating the 'stop' input (S+7). To restart the sequence from the currently 'paused' position the start input must be given once more.

Automatic (selected by device S+4)-Fully automatic operation is possible in this mode. The programmed cycle is executed repeatedly when the 'start' input (S+6) is given. The currently operating cycle will not stop immediately when the 'stop' input (S+7)is given. The current operation will proceed to then end of the current cycle and then stop its operation.

Note: Start, stop and zero inputs are often given by additional, manually operated push buttons.

Please note that the 'stop' input is only a program stop signal. It **cannot** be used as a replacement for an 'Emergency stop' push button. All safety, 'Emergency stop' devices should be hardwired systems which will effectively isolate the machine from operation and external power supplies. Please refer to local and national standards for applicable safety practices.

4.7.2 SER (FNC 61)

Mnemonic	Function		Operands			Program
Millemonic	Function	S1	S2	D	n	steps
SER	Generates a list	KnX,	KnX,	KnY, KnM,	K,H, D	SER, SERP:
FNC 61	of statistics	KnY,	KnY,	KnS		9 steps
(Search a	about a single	KnM,	KnM,	T, C, D	Note:	DSER,
Data Stack)	data value	KnS,	KnS,	Note: 5	n= 1~256 for 16	DSERP:
	located/found in	T, C, D	T, C,	consecutive	bit operation	17 steps
	a data stack		D,V, Z	devices	n= 1~128 for	
			K, H	are used	32 bit	
					operation	

Operation:

The SER instruction searches a defined data stack from head address S1, with a stack length n. The data searched for is specified in parameter S2 and



the results of the search are stored at destination device D for 5 consecutive devices.


Destination	Device description
device	
	Total number of occurrences of the searched value S2 (0 if no occurrences are
D	found)
D+1	The position (within the searched data stack) of the first occurrence of the searched
D+1	value S2
D+2	The position (within the searched data stack) of the last occurrence of the searched
D+2	value S2
	The position (within the searched data stack) of the smallest value found in the data
D+3	stack (last occurrence is returned if there are multiple occurrences of the same
	value)
	The position (within the searched data stack) of the largest value found in the data
D+4	stack
	(last occurrence is returned if there are multiple occurrences of the same value)

- a) Normal rules of algebra are used to determine the largest and smallest values, i.e. -30 is smaller than 6 etc.
- b) If no occurrence of the searched data can be found then destination devices D, D+1 and D+2will equal 0 (zero).
- c) When using data register s as the destination device D please remember that 16 bit operation will occupy 5 consecutive, data registers but 32 bit operation will occupy 10 data registers in pairs forming 5 double words.
- d) When multiple bit devices are used to store the result (regardless of 16 or 32 bit operation), only the specified size of group is written to for 5 consecutive occurrences, i.e. K1Y0 would occupy 20 bit devices from Y0 (K1 = 4 bit devices and there will be 5 groups for the 5 results). As the maximum data stack is 256 (0 to 255) entries long, the optimum group of bit devices required is K2, i.e. 8 bit devices.

Mnemonic	Function		Operands					
Willemonic	Function	S1	S2	D	n	steps		
ABSD	Generates	K X, K Y,K	С	Y,M,S	K,H	ABSD:		
FNC 62	multiple output	M, K S, (16	16 bit,			9 steps		
(Absolute	patterns in	bit, =4;32	C0~C199;		Note:	DABSD:		
drum	response to	bit, =8),T, C,	32 bit,		N . 64	17 steps.		
sequencer)	counter data	D	C200~C255					

Operation:

This instruction generates a variety of output patterns (there are n number of addressed outputs) in response to the current value of a selected counter, S2.




Points to note:

- a) The current value of the selected counter (S2) is compared against a user defined data table. This data table has a head address identified by operand S1. S1should always have an even device number.
- b) For each destination bit (D) there are two consecutive values stored in the data table. The first allocated value represents the event number when the destination device (D) will be turned ON. The second identifies the reset event. The data table values are allocated as a consecutive pair for each sequential element between D and D+n.
- c) The data table has a length equal to $2 \times n$ data entries. Depending on the format of the data table, a single entry can be one data word such as D300 or a group of 16 bit devices e.g.K4X000.
- d) Values from 0 to 32,767 may be used in the data table.
- e) The ABSD instruction may only be used **ONCE**.

From the example instruction and the data table below, the following timing diagram for elements M0 to M3 can be constructed.

When counter the value bed destination of	Assigned destination device D			
turned ON	turned ON turned OFF			
D300-40	D301 - 140	M0		
D302 - 100	D302 - 100 D303 - 200			
D304 - 160	D305 - 60	M2		
D306 - 240	D307 - 280	M3		




4.7.4 INCD (FNC 63)

Mnemonic	Function	Operands			Operands				
Willemonic	Function	S1	S2	D	n	steps			
INCD	Generates a	K X, K Y,	С	Y, M, S	K,H	INCD:			
FNC 63	single	K M, K S,	Uses 2			9 steps			
(Incremental	output	(16 bit,	consecutive		Note:				
drum	sequence in	=4).T, C, D	Counters		N . 64				
sequencer)	response to		C0~C198						
	counter data								


Operation:

This instruction generates a sequence of sequential output patterns (there are n number of addressed outputs) in response to the current value of a pair of selected counters (S2, S2+1).



- a) This instruction uses a 'data table' which contains a single list of values which are to be selected and compared by two consecutive counters (S2and S2+1). The data table is identified as having a head address S1and consists of n data elements.
- b) Counter S2 is programmed in a conventional way. The set value for counter S2 MUST be greater than any of the values entered into the data table. Counter S2 counts a user event and compares this to the value of the currently selected data element from the data table.
 - When the counter and data value are equal, S2 increments the count of counter S2+1and resets its own current value to '0' (zero). This new value of counter S2+1selects the new data element from the data table and counter S2now compares against the new data elements value.
- c) The counter S2+1 may have values from 0 to n. Once the nth data element has been processed, the operation complete flag M8029 is turned ON. This then automatically resets counter S2+1hence, the cycle starts again with data element S1+0.
- d) Values from 0 to 32,767 may be used in the data table.
- e) The INCD instruction may only be used **ONCE**. From the example instruction and the data table identified left, the following timing diagram for elements M0 to M3 can be constructed.

	Value of	
Data element	Counter S2+1	
D300	20	0
D301	30	1
D302	10	2
D303	40	3



4.7.5 TTMR (FNC 64)


Mnemonic	Function	Оре	Program	
Willemonic	Function	D	n	steps
TTMR	Monitors the	D	K, H	TTMR:
FNC 64	duration of a	Note:		5 steps
(Teaching	signal and places	2 devices 16 bit	Note:	
timer)	the timed data	words	n= 0: (D) = (D+1) X1	
	into a data register	are used D and D+1	n= 1: (D) = (D+1) X10	
			n= 2: (D) = (D+1) X100	

Operation:

The duration of time that the TTMR instruction is energized, is measured and stored in device D+1

(as a count of 100ms periods).

The data value of D+1 (in secs), multiplied by the factor selected by the operand n, is moved in to register D. The contents of D could be used as the source data for an indirect timer setting or even as raw data for manipulation.



When the TTMR instruction is

de-energized D+1 is automatically reset (D is unchanged).


4.7.6 STMR (FNC 65)


Mnemonic	Function		Program		
Millemonic	Function	S	n	D	steps
STMR	Provides	Т	K, H	Y, M, S	STMR:
FNC 65	dedicated	Note:		Note:	7 steps
(Special	off-delay, one	Timers 0 to	Note: n= 1 to	uses 4	
timer)	shot and flash	199 (100msec	32,767	consecutive	
	timers	devices)		devices D+0 to	
				D+3	


Operation:

The designated timers will operate for the duration n with the operational effect being

flagged by devices D+0to D+3.
Device D+0 is an off-delay timer,
D+1is a one shot timer. When D+3is
used in the configuration below,
D+1and D+2act in a alternate
flashing sequence.








4.7.7 ALT (FNC 66)

Mnemonic	Function	Operands	Program
winemonic	Function	D	steps
ALT	The status of the assigned device	Y, M, S	ALT, ALTP:
FNC 66 (Alternate state)	is inverted on every operation of		3 steps
	the instruction		

Operation:

The status of the destination device (D) is alternated on every operation of the ALT instruction.

This means the status of each bit device will flip flop between ON and OFF. This will occur on every program scan unless a pulse modifier or a program interlock is used.



The ALT instruction is ideal for switching between two modes of operation e.g. start and stop, on and off etc.


4.7.8 RAMP (FNC 67)

Mnemonic	Function		Drogram stone			
Milemonic	Function	S1	S2	D	n	Program steps
RAMP	Ramps a device	D		K, H	RAMP:	
FNC 67	from one value	Note:			9 steps	
(Ramp	to another in the	Device D ι	uses two coi	Note:		
variable	specified	registers id	dentified as	n= 1 to		
value)	number of steps	D+1 these are read only			32,767	
		devices.				

Operation:


The RAMP instruction varies a current value (D) between the data limits set by the user (S1and S2).

The 'journey' between these extreme limits takes n program scans. The current scan number is stored in device D+1. Once the current value of D equals the set value of S2the execution complete flag M8029 is set ON. The RAMP instruction can vary both increasing and decreasing differences between S1and S2.




Points to note:

a) Users may set the operation mode of the RAMP instruction by controlling the state of special auxiliary relay M8026. When M8026 is OFF, the RAMP instruction will be in repeat mode. This means when the current value of D equals S2the RAMP instruction will automatically reset and start again, i.e. the contents of D will be reset to that of S1 and the device D+1 (the



number of current scans) will reset to '0' (zero). This is shown in the diagram opposite.

When M8026 is set ON, FX users will be operating the RAMP instruction in 'Hold mode'. This means once the current value of D equals that of S2, the RAMP instruction will 'freeze' in this state. This means the M8029 will be set ON for as long as the instruction remains energized and the value of D will not reset until the instruction is re-initialized, i.e. the RAMP instruction is turned from OFF to ON again.



- b) Users of FX0 and FX0N PLC's cannot change the operating mode of the RAMP instruction. For these PLC's the mode is fixed as in the same case as FX PLC's when M8026 has been set ON, i.e. HOLD mode.
- c) If the RAMP instruction is interrupted before completion, then the current position within the ramp is 'frozen' until the drive signal is re-established. Once the RAMP instruction is redriven registers D and D+1 reset and the cycle starts from its beginning again.
- d) If the RAMP instruction is operated with a constant scan mode, i.e. D8039 is written to with the desired scan time (slightly longer than the current scan time) and M8039 is set ON. This would then allow the number of scans n (used to create the ramp between S1and S2) to be associated to a time. If 1 scan is equal to the contents of D8039 then the time to complete the ramp is equal to n × D8039. The RAMP instruction may also be used with special M flags M8193 and M8194 to mimic the operation of the SER (FNC 61) and RS (FNC 80) respectively when being programmed on older versions of programming peripherals. See page 1-5 for more details.

Mnemonic	Function			Program			
Willemonic	FullCuon	S1	M1	M2	D	n	steps
ROTC	Controls a rotary	D	K, H		D	K,H,D	ROTC:
FNC 68	tables movement						9 steps
(Rotary	is response to a		M1 M2				
table	requested destination						
control)	/ position						

Operation:

The ROTC instruction is used to aid the tracking and positional movement of the rotary table as it moves to a specified destination.



Points to note:

- a) This instruction has many automatically defined devices. These are listed on the right of this page.
- b) The ROTC instruction may only be used **ONCE**.
- c) The ROTC instruction uses a built in 2-phase counter to detect both movement direction and distance travelled. Devices D+0and D+1 are used to input the phase pulses, while device D+2is used to input the 'zero position' on the rotary table. These devices should be programmed as shown in the example below (where the physical termination takes place at the associated X inputs).



The movement direction is found by checking the relationship of the two phases of the 2 phase counter, e.g.

Assigned devices

Indirect user selected devices:


- D+0 A-phase counter signal input
- D+1 B-phase counter signal input
- D+2 Zero point detection input
- D+3 High speed forward output
- D+4 Low speed forward output
- D+5 Stop output
- D+6 Low speed reverse output
- D+7 High speed reverse output

Rotary table constants:

- m1 Number of encoder pulses per table revolution
- m2 Distance to be traveled at low speed (in encoder pulses)

Operation variables:

- S+0 Current position at the 'zero point' READ ONLY
- S+1 Destination position (selected station to be moved to) relative to the 'zero point' - User defined
- S+2 Start position (selected station to be moved) relative to the 'zero point'
 -User defined



- d) When the 'zero point' input (D+2) is received the contents of device S+0is reset to '0' (zero). Before starting any new operation it is advisable to ensure the rotary table is initialized by moving the 'zero point' drive dog or marker around to the 'zero point' sensor. This could be considered as a calibration technique. The re-calibration of the rotary table should be carried out periodically to ensure a consistent/accurate operation.
- e) Devices D+3 to D+7 are automatically set by the ROTC instruction during its operation. These are used as flags to indicate the operation which should be carried out next.
- f) All positions are entered in the form of the required encoder pulses. This can be seen in the following example:

- Example:

A rotary table has an encoder which outputs 400 (m1) pulses per revolution. There are 8 stations (0 to 7) on the rotary table. This means that when the rotary table moves from one station to its immediately following station, 50 encoder pulses are counted. The 'zero position' is station '0' (zero). To move the item located at station 7 to station 3 the following values must be written to the ROTC instruction:

S+1=3 \times 50 = 150 (station 3's position in encoder pulses from the zero point) S+2=7 $_{.}$ 50 = 350 (station 7's position in encoder pulses from the zero point) m1= 400 (total number of encoder pulses per rev)

The rotary table is required approach the destination station at a slow speed starting from 1.5 stations before the destination. Therefore;


m2= 1.5_{\circ} 50 = 75 slow speed distance either side of the destination station (in encoder pulses)

4.7.10 SORT (FNC 69)

Mnemonic	Function		(Program		
Millemonic	FullCuon	S1	M1	M2	D	n	steps
SORT FNC 69 (SORT Tabulated Data)	Data in a defined table can be sorted on selected fields while retaining record integrity	D	K, H,C Note: m1= 1 m2= 1	to 32	D	K, H D Note: n = 1 to m2	SORT: 11 steps

Operation:

This instruction constructs a data table of m₁ records with m₂ fields having a start or head address of S. Then the data in field Nis



sorted in to numerical order while retaining each individual records integrity. The resulting (new) data table is stored from destination device D.

Points to note:

- a) When a sort occurs each record is sorted in to ascending order based on the data in the selected sort field n.
- b) The source (S) and destination (D) areas can be the same BUT if the areas are chosen to be different, there should be no overlap between the areas occupied by the tables.
- c) Once the SORT operation has been completed the 'Operation Complete Flag' M8029 is turned ON. For the complete sort of a data table the SORT instruction will be processed m1 times.
- d) During a SORT operation, the data in the SORT table must not be changed. If the data is changed, this may result in an incorrectly sorted table.
- e) The SORT instruction may only be used **ONCE** in a program.

From the example instruction and the 'data table' below left, the following data manipulation will occur when nis set to the identified field

Original

		FIELD(m2)				
		1	2	3		
R	1	D100	D104	D108		
Е		32	162	4		
C	2	D101	D105	D109		
O		74	6	200		
R	3	D102	D106	D110		
D		100	80	62		
	4	D103	D107	D111		
M1		7	34	6		

Table 1st table sort when n=2

		FIELD(m2)			
		1	2	3	
R	1	D100	D104	D108	
Е		74	6	200	
C	2	D101	D105	D109	
О		7	34	6	
R	3	D102	D106	D110	
D		100	80	62	
	4	D103	D107	D111	
M1		32	162	4	

2 nd table sort when n=1

		FIELD(m2)				
		1	2	3		
R	1	D100	D104	D108		
E		7	34	6		
C	2	D101	D105	D109		
O		32	162	4		
R	3	D102	D106	D110		
D		74	6	200		
	4	D103	D107	D111		
M1		100	80	62		

4.8 External I/O Devices - Functions 70 to 79

Contents:

TKY -	Ten Key Input	FNC 70
HKY -	Hexadecimal Input	FNC 71
DSW -	Digital Switch(Thumbwheel input)	FNC 72
SEGD -	Seven Segment Decoder	FNC 73
SEGL -	Seven Segment With Latch	FNC 74
ARWS -	Arrow Switch	FNC 75
ASC -	ASCII Code	FNC 76
PR-	'Print' To A Display	FNC 77

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:


- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.8.1 TKY (FNC 70)

Mnemonic	Function		Program steps		
Willemonic	Function	S	D1	D2	Program steps
TKY	Reads 10	X, Y, M, S	KnY, KnM,	Y, M, S	TKY:
FNC 70	devices	Note: uses	KnS,	Note: uses	7 steps
(Ten key	with associated	10	T, C, D, V, Z	11	DTKY:
input)	decimal values	consecutive	Note: uses	consecutive	13 steps
	into a single	devices	2	devices	
	number	(identified	consecutive	(identified	
		as	devices for	D2+0 to	
		S+0 to S+9)	32 bit	D2+10)	
			operation		

Operation:

This instruction can read from 10 consecutive devices(S+0 to S+9) and will store an entered numeric string in device D₁.




Points to note:

- a) When a source device becomes active its associated destination (bit) device D₂ also becomes active. This destination device will remain active until another source device is operated. Each source device maps directly to its own D₂ device, i.e. S+0 maps to D₂₊₀, S+7 maps to D₂₊₇ etc. These in turn, map directly to decimal values which are then stored in the destination data devices specified by D₁.
- b) One source device may be active at any one time. The destination device D₂₊₁₀ is used to signify that a key (one of the 10 source devices) has been pressed. D₂₊₁₀ will remain active for as long as the key is held down. When the TKY instruction is active, every press of a key adds that digit to the stored number in D₁. When the TKY is OFF, all of the D₂ devices are reset, but the data value in D₁ remains intact.
- c) When the TKY instruction is used with 16 bit operation, D₁ can store numbers from 0 to 9,999 i.e. max. 4 digits. When the DTKY instruction is used (32 bit operation) values of 0 to 99,999,999 (max. 8 digits) can be accommodated in two consecutive devices D₁and D₁₊₁. In both cases if the number to be stored exceeds the allowable ranges, the highest digits will overflow until an allowable number


is reached. The overflowed digits are lost and can no longer be

accessed by the user. Leading



zero's are not accommodated, i.e. 0127 will actually be stored as 127 only.

- d) The TKY instruction may only be used **ONCE**.
- e) Using the above instruction as a brief example: If the 'keys' identified (a) to (d) are pressed in that order the number 2,130 will be entered into D₁. If the key identified as (e) is then pressed the value in D₁ will become 1,309. The initial '2' has been lost.



4.8.2 HKY (FNC 71)

Mnemonic	Mnemonic Function		Operands				
winemonic	Function	S	D1	D2	D3	steps	
HKY	Multiplexes	X,	Υ,	T, C, D, V,	Y, M, S	HKY:	
FNC 71	inputs	Note:	Note:	Z		9 steps	
(Hexadecimal	and outputs	uses 4	uses 4			DHKY:	
key input)	to create a	consecu-	consecu-ti			17 steps	
	numeric	tive	ve				
	keyboard	devices	devices				
	with 6						
	function						
	keys						

Operation 1 - Standard:

This instruction creates a multiplex of 4 outputs (D₁) and 4 inputs (S) to read in 16 different devices. Decimal values of 0 to 9 can be stored while 6 further function flags may be set.


Points to note:

a) Each of the first 10 multiplexed source devices (identified as 0 to 9) map directly to decimal values 0 to 9. When entered, i.e. a source device is activated, then its associated decimal value is added to the data string currently stored in D₂. Activation of any of these keys causes bit device D₃₊₇ to turn ON for the duration of that key press.


b) The last 6 multiplexed source devices (identified as function keys A to F) are used to

set bit devices D₃₊₀ to D₃₊₅ respectively. These bit flags, once set ON, remain ON until the next function key has been activated. Activation of any of these keys causes bit device D₃₊₆ to turn ON for the duration of that key press.

c) In all key entry cases, when two or more keys are pressed, only the key activated first is effective. When the pressing of a key is sensed the M8029 (execution complete flag) is turned ON. When the HKY instruction is OFF, all D₃ devices are reset but data value D₂ remains intact.




- d) When the HKY instruction is used with 16 bit operation, D₂ can store numbers from 0 to 9,999i.e. max. 4 digits. When the DHKY instruction is used (32 bit operation) values of 0 to 99,999,999 (max. 8 digits) can be accommodated in two consecutive devices D₂ and D₂₊₁. In both cases if the number to be stored exceeds the allowable ranges, the highest digits will overflow until an allowable number is reached. The over-flowed digits are lost and can no longer be accessed by the user. Leading zero's are not accommodated, i.e. 0127 will actually be stored as 127 only. This operation is similar to that of the TKY instruction.
- e) The HKY instruction may only be used **ONCE**.
- f) Normal operation requires 8 scans to read the key inputs. To achieve a steady and repeatable performance, constant scan mode should be used, i.e. M8039 is set ON and a user defined scan time is written to register D8039. However, for a faster response the HKY instruction should be programmed in a timer interrupt routine as shown in the example opposite.



Operation 2 - Using the HKY Instruction With M8167:

When the HKY instruction is used with flag M8167 ON (as shown right), the operation of keys A through F allow actual entry of the Hexadecimal values of A through F respectively into the data device D₂. This is in addition to the standard 0 through 9 keys. All other operation is as specified in 'Operation 1 - Standard'. Maximum storage values for this operation become FFFF in 16 bit mode and FFFFFFFF in 32 bit (double word) mode.




4.8.3 DSW (FNC 72)

Mnemonic	Function	Operands				Program
Willemonic	Function	S	D1	D2	n	steps
DSW	Multiplexed	Χ	Υ	T, C, D, V, Z	K, H	DSW:
FNC 72	reading of n	Note:	Note:	Note: If		9 steps
(Digital	sets	If n=2	uses 4	n=2 then 2	Note:	
switch)	of digital	then	consecutiv	devices	n= 1 or 2	
	(BCD)	8	е	else 1		
	thumbwheels	devices	devices			
		else 4.				


Operation:

This instruction multiplexes 4 outputs (D₁) through 1 or 2(n) sets of switches. Each set of switches consists of 4 thumbwheels providing a single digit input.



Points to note:

a) When n = 1 only one set of switches are read. The multiplex is completed by wiring the thumbwheels in parallel back to 4 consecutive inputs from the head address specified in operand S. The (4 digit) data read is stored in data device D₂.




SET

Y10 D0

M0

K1

- b) When n= 2, two sets of switches are read. This configuration requires 8 consecutive inputs taken from the head address specified in operand S. The data from the first set of switches, i.e. those using the first 4 inputs, is read into data device D₂. The data from the second set of switches (again 4 digits) is read into data device D₂₊₁.
- c) The outputs used for multiplexing (D₁) are cycled for as long as the DSW instruction is driven. After the completion of one reading, the execution complete flag M8029 is set. The number of outputs used does **not** depend on the number of switches n.



X000

M000

DSW

X10

- d) If the DSW instruction is suspended during mid-operation, when it is restarted it will start from the beginning of its cycle and not from its last status achieved.
- e) It is recommended that transistor output units are used with this instruction. However, if the program technique at the right is used, relay output units can be successfully operated as the outputs will not be continually active.


4.8.4 SEGD (FNC 73)

Mnemonic	Function	Оре	Program	
Willemonic	Function	S	D	steps
SEGD	Hex data is	K, H	KnY, KnM, KnS,	SEGD,
FNC 73	decoded into	KnX, KnY, KnM, KnS,	T, C, D, V, Z	SEGDP:
(Seven	a format used	T, C, D, V, Z	Note: The upper 8 bits	5 steps
segment	to drive	Note: Uses only the	remain unchanged	
decoder)	seven	lower 4 bits		
	segment			
	displays			

Operation:

A single hexadecimal digit (0 to 9, A to F) occupying the lower 4 bits of source device S is decoded into a data format used to drive a seven segment display. A representation of the hex digit is then displayed. The decoded data is stored in the lower 8 bits of destination device D. The upper 8 bits of the same device are not






written to. The diagram opposite shows the bit control of the seven segment display. The active bits correspond to those set to 1 in the lower 8 bits of the destination device D.

4.8.5 **SEGL (FNC 74)**

Mnemonic	Function		Program		
Willemonic	Function	S	D	n	steps
SEGL FNC 74 (Seven segment with latch)	Writes data to multiplexed single digit displays – 4 digits per set, max. 2 sets	K, H KnX, KnY, KnM, KnS T, C, D, V, Z	Y Note: n = 0 to 3, 8 outputs are Used n = 4 to 7, 12 outputs are used	K, H, Note: n= 0 to 3, 1 set of 7 Seg active n= 4 to 7, 2 sets of 7 Seg active	SEGL: 7 steps

Operation:

This instruction takes a source decimal value (S) and writes it to a set of 4 multiplexed, outputs (D). Because the logic used with latched seven




segment displays varies between display manufactures, this instruction can be modified to suit most logic requirements. Configurations are selected depending on the value of n, see the following page.

Points to note:

a) Data is written to a set of multiplexed outputs (D+0 to D+7, 8 outputs) and hence seven

segment displays. A set of displays consists of 4 single digit seven segment units. A maximum of two sets of displays can be driven with this instruction. When two sets are used the displays share the same strobe outputs (D+4 to D+7 are the strobe outputs). An additional set of 4 output devices is required to supply the new data for the second set of displays (D+10 to D+13, this is an octal addition). The strobe outputs cause the written data to be latched at the seven segment display.

- b) Source data within the range of 0 to 9,999 (decimal) is written to the multiplexed outputs. When one set of displays are used this data is taken from the device specified as operand S. When two sets of displays are active the source device S+1 supplies the data for the second set of displays. This data must again be within the range 0 to 9,999. When using two sets of displays the data is treated as **two** separate numbers and is **not** combined to provide a single output of 0 to 99,999,999.
- c) The SEGL instruction takes 12 program scans to complete one output cycle regardless of the number of display sets used. On completion, the execution complete flag M8029 is set.



- d) If the SEGL instruction is suspended during mid-operation, when it is restarted it will start from the beginning of its cycle and not from its last status achieved.
- e) The PLC can operate a maximum of **TWO** SEGL instructions.

Selecting the correct value for operand n

The selection of parameter n depends on 4 factors;

- 1) The logic type used for the PLC output
- 2) The logic type used for the seven segment data lines
- 3) The logic type used for the seven segment strobe signal
- 4) How many sets of displays are to be used

Device con	sidered	Positive logic	Negative logic
PLC Logic		Pull-up resistor	PLC Pull-up resistor LOW 0V
		With a source output, when the	With a sink output, when the
		output is HIGH the internal logic	output is LOW the internal logic is
		is '1'	'1
Seven	Strobe	Data is latched and held when	Data is latched and held when
segment	signal	this signal is HIGH, i.e. its logic is	this signal is LOW, i.e. its logic is
Display	logic	'1'	'1'
logic	Data	Active data lines are held HIGH,	Active data lines are held LOW,
	signal	i.e. they have a logic value of '1'	i.e. they have a logic value of '1'
	logic		

There are two types of logic system available, positive logic and negative logic. Depending on the type of system, i.e. which elements have positive or negative logic the value of n can be selected from the table below with the final reference to the number of sets of seven segment displays being used:


DI C Logio	Seven segme	ent display logic	n		
PLC Logic	Data Logic Strobe logic		1 display set	2 display sets	
Positive (Source)	Positive (High)	Positive (High)	0	4	
Negative (Sink)	Negative (Low)	Negative (Low)	0	4	
Positive (Source)	Positive (High)	Negative (Low)	4	5	
Negative (Sink)	Negative (Low)	Positive (High)] '		
Positive (Source)	Positive (High)	Negative (Low)	2	6	
Negative (Sink)	Negative (Low)	Positive (High)	2		
Positive (Source)	Positive (High)	Positive (High)	2	7	
Negative (Sink)	Negative (Low)	Negative (Low)	3	/	

4.8.6 **ARWS (FNC 75)**

Mnemonic	Mnomonia Eunotion		Operands			
Willemonic	Function	S	D1	D2	n	steps
ARWS FNC 75 (Arrow switch)	Creates a user defined, (4 key) numeric data entry panel	X, Y, M, S Note: uses 4 consecutiv e devices	T, C, D, V, Z Note: data is stored in a decimal format	Y Note: uses 8 consecutiv e devices	K, H Note: n= 0 to 3,	ARWS: 9 steps

Operation:


This instruction displays the contents of a single data device D₁on a set of 4 digits, seven segment displays. The data within D₁is actually in a standard decimal format but is automatically



converted to BCD for display on the seven segment units. Each digit of the displayed number can be selected and edited. The editing procedure directly changes the value of the device specified as D₁.

Points to note:

a) The data stored in destination device D₁ can have a value from the range 0 to 9,999 (decimal), i.e. 4 digit data. Each digits data value, can be incremented (S+1) or decremented (S+0) by pressing the associated control keys. The edited numbers automatically 'wrap-around' from 9 - 0 - 1 and 1 -0 - 9. The digit data is displayed by the lower 4 devices from D2, i.e. D2+0 to D2+3.



- b) On initial activation of the ARWS instruction, the digit in the numeric position 10 3 is currently selected. Each digit position can be sequentially 'cursored through' by moving to the left (S+2) or to the right (S+3). When the last digit is reached, the ARWS instruction automatically wraps the cursor position around, i.e. after position 10 3, position 10 0 is selected and vice-versa. Each digit is physically selected by a different 'strobe' output.
 - LED 10^2 10^{1} 10^{3}
- c) To aid the user of an operation panel controlled with the ARWS instruction, additional lamps could be wired in parallel with the strobe outputs for each digit. This would indicate which digit was currently selected for editing.
- d) The parameter n has the same function as parameter n of the SEGL instruction –


- please see page5-86, 'Selecting the correct value for operand n'. Note: as the ARWS instruction only controls one set of displays only values of 0 to 3 are valid for n.
- e) The ARWS instruction can be used ONCE. This instruction should only be used on transistor output PLC's.

4.8.7 ASC (FNC 76)

Mnemonic Function		Ope	Program	
Millemonic	Function	S	D	steps
ASC	An entered	Alphanumeric data	T, C, D	ASC:
FNC 76	alphanumeric	e.g.0-9, A - Z and a - z	Note:	7 steps
(ASCII	string can be	etc.	uses 4 consecutive	
code	converted to	Note: Only one, 8	devices	
conversion)	its ASCII	character string may		
	codes	be entered at any one		
		time.		

Operation:

The source data string S consists of up to 8 characters taken from the printable ASCII character (Char) set. If less than 8 Char are used, the difference is made up with null Char (ASCII 00).



The source data is converted to its associated ASCII codes. The codes are then stored in the destination devices D, see example shown below.

D	Byte					
	High	Low				
D300	42 (B)	41 (A)				
D301	44 (D)	43 (C)				
D302	46(F)	45 (E)				
D303	48 (H)	47 (G)				

Note:


- ASCII Char cannot be entered from a hand held programmer.
- When=ON, only low 8 bytes of device D can be available for storing data and high 8 bytes will be written with 0.

4.8.8 PR (FNC 77)

Mnemonic	Function	Ope	Program	
Willemonic	Function	S	D	steps
PR	Outputs	T, C, D	Υ	PR:
FNC 77	ASCII	Note: 8 byte mode	Note: uses 10	5 steps
(Print)	data to items	(M8027=OFF)	consecutive	
	such as	uses 4 consecutive	devices.	
	display	devices 16 byte mode		
	units	(M8027= ON) uses 8		
		consecutive devices		

Operation:

Source data (stored as ASCII values) is read byte by byte from the source data devices. Each byte is mapped directly to the first 8 consecutive destination devices D+0 to D+7). The final two



destination bits provide a strobe signal (D+10, numbered in octal) and an execution/busy flag (D+11, in octal).


Points to note:

- a) The source byte-data maps the lowest bit to the first destination device D+0. Consequently the highest bit of the byte is sent to destination device D+7.
- b) The PR instruction may be used **ONCE**.
- c) The operation of the PR instruction is program scan dependent. Under standard circumstances it takes 3 program scans to send 1 byte. However, for a faster operation the PR instruction could be written into a timer interrupt routine similar to the one demonstrated for HKY on page 5-82.
- d) 8 byte operation
 has the following
 timing diagram. It
 should be noted
 that when the drive
 input (in the
 example X0) is
 switched OFF the
 PR instruction will

cease operation. When it is restarted the PR instruction will start from the beginning of the message string. Once all 8 bytes have been sent the execution/busy flag is dropped and the PR instruction suspends operation.

e) 16 byte operation requires the special auxiliary flag M8027 to be driven ON (it is recommended that M8000 is used as a drive input). In this operation mode the drive input (in the example X0) does not have to be active all of the time. Once the PR instruction is activated it will operate continuously until all 16 bytes of data have been

sent or the value 00H (null) has been sent. Once the operation is complete the execution/busy flag (D+11, octal) is turned OFF and M8029 the execution complete flag is set.



4.9 External Devices - Functions 80 to 88

Contents:

RS -	RS Communications	FNC 80
PRUN -	Parallel Run	FNC 81
ASCI -	Hexadecimal to ASCII	FNC 82
HEX -	ASCII to Hexadecimal	FNC 83
CCD -	Check Code	FNC 84
VRRD	Volume Read	FNC 85
VRSC	Volume Scale	FNC 86
MBUS -	MBUS Serial Data Transmission	FNC 87
PID -	PID Control Loop	FNC 88

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.
 - Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.
- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.9.1 RS (FNC 80)

Mnemonic	Function	Operands					Program
Willemonic	Function	S	m	D	n	K	steps
RS FNC 80 (Serial Communic ations instruction)	Used to control serial communication s from/to the programmable controller	D (includin g file registers)	K, H, D m = 0 to 255	D	K, H, D m = 0 to 255	0,1	RS: 11 steps

Operation:

Such instruction is used to serially send or receive data without protocol, together with the optional RS-232, RS-485 expansion cards or built-in RS485 port.

	S	m	D	n	K	1
 RS	D10	K5	D20	K5	0	H

Points to note:

- a) This instruction has many automatically defined devices. These are listed in the boxed column to the right of this page.
- b) The RS instruction has two parts, send (or transmission) and receive. The first elements of the RS instruction specify the transmission data buffer (S) as a head address, which contains m number of elements in a sequential stack.

The specification of the receive data area is contained in the last two parameters of the RS instruction. The destination (D) for received messages has a buffer or stack length of n data elements. The size of the send and receive buffers dictates how large a single message can be. Buffer sizes may be updated at the following times:

- 1) Transmit buffer before transmission occurs, i.e. before M8122 is set ON
- 2) Receive buffer after a message has been received and before M8123 is reset.
- Data cannot be sent while a message is being received, the transmission will be delayed - see M8121.
- d) More than one RS instruction can be programmed but only one may be active at any one time.

Data devices:

- a) for RS485 port
 - 1) Sending ready (M8121): the Relay will be set to 1 when it is sending-data request in receiving data. The relay will be automatically cleared to 0 in sending the data.
 - 2) Sending request (M8122): When M8122 is set to 1 by the pulse for sending ready or for sending finish, the data sting, which is from (S), whose length is m will be sent. M8122 will automatically reset to 0 which sending is finished.
 - 3) Sending end (M8123): M8123 will be ON when sending is finished. Please reset M8123 only after the received data is saved in certain registers.
 - 4) Overtime judging (M8129): Retry receiving will not begin within the specified times and Overtime flag will be ON. When send finished, M8123will be reset to 0 and M8129 will be automatically reset.

- 5) Communication frame (D8120): refer to the said frame to MBUS instruction.
- 6) Remaining data number for sending data (D8122)
- 7) Number of received data (D8123)
- 8) Overtime watchdog time (D8129) : watchdog time for communication overtime (5~255):*10ms_o
- b) For expansion card RS485/ RS232
 - 1) Sending ready (M8321)
 - 2) Sending request (M8322)
 - 3) Sending end (M8323)
 - 4) Error flag (M8124)
 - 5) Overtime judging (M8329)
 - 6) Communication frame (D8320)
 - 7) Remaining data number for sending (D8322)

4.9.2 PRUN (FNC 81)

Mnemonic	Function	Op	Program	
Willemonic	Function	S D		steps
PRUN	Octal	KnX, KnM	KnY, KnM	PRUN,
FNC 81 (Parallel run)	transmission		ence, the head address le of '10', e.g. X10, M100,	PRUNP: 5 steps DPRUN, DPRUNP: 9 steps

Operation:

This instruction allows source data to be moved into the bit transmission area. The actual control of the parallel link communication is by special M flags.




Points to note:

 a) Parallel link communications automatically take place when both systems are 'linked' and the Master station (M8070), Slave station flags (M8071) have been set ON (there is no need to have a PRUN instruction for communications).

There can only be one of each type of station as this system connects only two PLCS. The programs shown opposite






should be inserted into the appropriate PLC programs.

Once the station flags have been set, they can only be cleared by either forcibly resetting them when the PLC is in STOP mode or turning the power OFF and ON again.

b) During automatic communications the following data is 'swapped' between the Master and Slave PLC's.

	Master station	Communication	Slave Station		
	Bit Data	direction	Bit Data		
	M800 to M899 (100 points)	\rightarrow	M800 to M899 (100 points)		
M8070 =	M900 to M999 (100 points)	←	M900 to M999 (100 points)	M8071 =	
ON	Data words		Data words	ON	
	D490 to D499 (10 points)	\rightarrow	D490 to D499 (10 points)		
	D500 to D509 (10 points)	←	D500 to D509 (10 points)		

c) The PRUN instruction enables data to be moved into the bit transmission area or out of the (bit) data received area. The PRUN instruction differs from the move statement in that it operates in octal. This means if K4X20 was moved using the PRUN instruction to K4M920, data would not be written to M928 and M929 as these devices fall outside of the octal counting system. This can be seen in the diagram below.



4.9.3 ASCI (FNC 82)

Mnemonic	Function		Program		
Willemonic	Function	S	D	n	steps
ASCI	Converts a	K, H, KnX,	KnY, KnM,	K, H	ASCI,
FNC 82	data value	KnY,	KnS, T, C, D	Note:	ASCIP:
(Converts	from	KnM, KnS		n = 1 to 256	7 steps
HEX to	hexadecimal to	T, C, D, V, Z			
ASCII)	ASCII				

Operation:

This instruction reads n hexadecimal data characters from head source address (S) and converts them in to the equivalent ASCII code.



This is then stored at the destination (D) for n number of bytes.

Points to note:

Please note that data is converted 'as read', i.e. using the example above with the following data in (D9,D8) AB**CD**H,**EF26**H. Taking the first n hexadecimal characters (digits) from the right (in this case n=6) and converting them to ASCI will store values in 6 consecutive bytes from D20, i.e. D20 = (67, 68), D21 = (69, 70) and D22 = (50, 54) respectively. In true characters symbols that would be read as **CDEF26**.

This can be shown graphically as in the table to the right. Please take special note that the source data (S) read from the most significant device to the least significant. While the destination data (D) is read in the opposite direction.

The ASCI instruction can be used with the M8161, 8 bit/16bit mode flag. The effect of this flag is exactly the same as. The example shows the effect when M8161 is OFF. If M8161 was set ON, then only the lower destination byte (b0-7) would be used to store data and hence 6 data registers would be required (D20 through D25).

Source	ce (S)	Data								
	b12-15	Α		Destination		ASCII Code		ASCII Code		Symbol
D9	b8-11	В	1	(D)		HEX	DEC			
	b4-7	С] →	D20	b8-15	43	67	'C'		
	b0-3	D		DZU	b0-7	44	68	'D'		
	b12-15	Е		D21	b8-15	45	69	'E'		
D8	b8-11	F		DZI	b0-7	46	70	'F'		
	b4-7	2] →	D22	b8-15	32	50	'2'		
	b0-3	6	 	DZZ	b0-7	36	54	'6'		

ASCII Character Codes

The table below identifies the usable hexadecimal digits and their associated ASCII codes


HEX		0	4	2	2	4	5	6	7	0	0	۸	В	С	D	F	F
Charac	cter	0	'		3	4	3	6	′	8	9	Α	В		ט	_	
ASCII	HEX	30	31	32	33	34	35	36	37	38	39	41	42	43	44	45	46
Code	DEC	48	49	50	51	52	53	54	55	56	57	65	66	67	68	69	70
Charac	cter	'0'	'1'	,0,	'3'	'4'	'5'	'6'	,7,	'8'	'9'	'A'	'B'	,C,	'D'	,E,	'F'
Symbo	ol	U	ı		3	4)	O	/	0	ຶ່ນ	A		C	ט		Г

4.9.4	HEX ((FNC	83)
-------	-------	------	-----

Mnemonic	Function		Program		
Willemonic	Function	S	D	n	steps
HEX	Converts a	K, H, KnX,	KnY, KnM,	K, H	HEX,
FNC 83	data value	KnY, KnM,	KnS	Note:	HEXP:
(Converts	from ASCII	KnS, T, C,	T, C, D, V, Z	n = 1 to 256	7 steps
ASCII to	in to a	D			
HEX)	hexadecimal				
	equivalent				

Operation:

This instruction reads n ASCII data bytes from head source address (S) and converts them in to the equivalent Hexadecimal character.



This is then stored at the destination (D) for n number of bytes.

Points to note:

Please note that this instruction 'works in reverse' to the ASCI instruction, i.e. ASCII data stored in bytes is converted into associated hexadecimal characters. The HEX instruction can be used with the M8161 8bit/16bit flag. In this case the source data (S)is read from either the lower byte (8bits) when M8161 is ON, or the whole word when M8161 is OFF i.e. using the example above with the following data in devices D50 and D51 respectively (43H,41H) (42H,31H) and assuming M8161 is ON.

The ASCI I data is converted to its hexadecimal equivalent and stored sequentially digit by digit from the destination head address.

If M8161 had been OFF, then the contents of D20 would read CAB1H.

Source (S)		ASCII Code		Symbol		Dest	ination	Data
Soul	Ce (3)	HEX	DEC				(D)	Data
D51	b8-15	43	67	'C'			b12-15	ï
D31	b0-7	41	65	'A'			b8-11	ı
	b8-15	42	66	'B'	_	D20	b4-7	Α
D50	b0-7	31	49	'1'			b0-3	1

For further details regarding the use of the HEX instruction and about the available ASCII data ranges, please see the following information point 'ASCII Character Codes' under the ASCI instruction on the previous page.

Important:

If an attempt is made to access an ASCII Code (HEX or Decimal) which falls outside of the ranges specified in the table on previous page, the instruction is not executed. Error 8067 is flagged in data register D8004 and error 6706 is identified in D8067. Care should be


taken when using the M8161 flag, and additional in the specification of the number of element 'n' which are to be processed as these are the most likely places where this error will be caused.

4.9.5 CCD (FNC 84)

Mnemonic	Function		Operands		Program
Willemonic	Function	S	D	n	steps
CCD	Checks the	KnX, KnY,	KnY, KnM,	K, H	CCD,
FNC 84	'vertical' parity	KnM,	KnS	D	CCDP:
(Check	of a data stack	KnS	T, C, D	Note:	7 steps
Code)		T, C, D		n = 1 to 256	

Operation:

This instruction looks at a byte (8 bit) stack of data from head address (S)for n bytes and checks the vertical bit pattern for parity and sums the total data stack. These two pieces of data are then stored at the destination (D).



Points to note:

- a) The SUM of the data stack is stored at destination D while the Parity for the data stack is stored at D+1.
- b) During the Parity check an even result is indicated by the use of a 0 (zero) while an odd parity is indicated by a 1 (one).
- c) This instruction can be used with the 8 bit/ 16 bit mode flag M8161. The following results will occur under these circumstances.

M8161=OFF											
Sour	se ((S)	Bit patterm								
D100	Н	FF	1	1	1	1	1	1	1	1	
טוט	L	FF	1	1	1	1	1	1	1	1	
D404	Н	FF	1	1	1	1	1	1	1	1	
D101	L	00	0	0	0	0	0	0	0	0	
D102	Н	F0	1	1	1	1	0	0	0	0	
D102	L	0F	0	0	0	0	1	1	1	1	
Vertical			•	•	•	•	•	0	0	0	
Party D1			0	0	0	0	0	U	U	0	
SUMI	D0		3FC								

	M8161=ON											
Sou	ırse (S	5)	Bit patterm									
D100	L	FF	1	1	1	1	1	1	1	1		
D101	L	00	0	0	0	0	0	0	0	0		
D102	L	0F	0	0	0	0	1	1	1	1		
D103	L	F0	1	1	1	1	0	0	0	0		
D104	L	F0	1	1	1	1	0	0	0	0		
D105	L	0F	0	0	0	0	1	1	1	1		
Vert	Vertical			1	1	1	1	1	1	1		
Party	Party D1		1							1		
SUM	2FD											

It should be noted that when M8161 is OFF 'n' represents the number of consecutive bytes checked by the CCD instruction. When M8161 is ON only the lower bytes of 'n' consecutive words are used.

The 'SUM' is quite simply a summation of the total quantity of data in the data stack. The Parity is checked vertically through the data stack as shown by the shaded areas.

4.9.6 VRRD (FNC 85)

Mnemonic	Function	Ope	erands	Program
Willemonic	FullClion	S	D	steps
VRRD	Read volume from	K, H	KnY, KnM, KnS	VRRD,
FNC 85	2 VRs numbered	Note:	T, C, D, V, Z	VRRDP:
(Volume	No0,No1,and 6	S= 0 to 7		5 steps
read)	VRs on expansion			
	card , numbered			
	No2~No7.			

Operation:

The analog data is in 10 bit format, i.e. values from 0 to 255 are readable. The read data is stored at the destination device identified under operand D.



4.9.7 VRSD (FNC 86)

Mnemonic	Function	Opera	ands	Program
Milemonic	Function	S	D	steps
VRSC	Read scale (0~10)	K, H	KnY, KnM, KnS	VRSC,
FNC 86	from 2 VRs numbered	Note:	T, C, D, V, Z	VRSCP:
(Volume	No0,No1,and 6 VRs	S= 0 to 7		5 steps
scale)	on expansion card ,			
	numbered No2~No7.			

Operation:

The identified volume (S) on the FX-8AV is read as a rotary switch with 11 set positions (0 to 10). The position data is stored at device D as an integer from the range 0 to 10.



4.9.8 MBUS (FNC 87)

Mnemonic	Function			Operand	S		Program
Willemonic	Function	S	m	D	n	K	steps
MBUS	Enable Modbus	D	K,H,D	D	K,H,D	K,D	MBUS : 11
FNC 87	function for optional communication card RS485 / RS232 (all types are available)		m=0~255		n=0~255	0,1	steps

Operation:

MBUS instruction can enable master communication.

The communication string sent is HEX codes, including command code, function code and communication data. The MBUS



instruction will send the command transferred into ASCII code to BUFF. The command is communication string consisting of certain mode such as RTU mode, together with CRC check code (2bytes) and end character (0DH+0AH).

Receiving string includes address, function code, communication data. The start character, end character and check code will not be saved.

- The communication frame of RS485 port can be set by special register D8120. The PLC will not accept the data modified in D8120 during MBUS operation.
- The communication frame of optional expansion card RS485/ RS232 can be set by special register D8320. PLC will not accept the data modified in D8320during MBUS operation.
- The length of receiving data 'm' should be set to K0 as there is not data to be sent.
- The program can apply lots of instructions as RS, MBUS, DTLK and RMIO, however, it must be ensured that one communication port only can be driven by one instruction at one time. Off Time for Switching should not be less that a scan time.

Communication specification:

<communication format 「D8120」,「D8320」>

D8120, D8320 is mainly used with the instruction F87 (MBUS). Also, they can also be used as special register for other instructions.


However, when F87 (MBUS) is used in the program, the setting of D8120, D8320 relevant to other communication instruction or others will be disabled. Please set the D8120, D8320 according to following directions.

Bit	description	C	Content
		0 (OFF)	1 (ON)
В0	Data length	7 bit	8 bit
B1	Parity	B2,B1	
B2		(0,0): none	
		(0,1): ODD	
		(1,0): EVEN	
В3	Stop bit	1 bit	2 bit
B4	Baud rate	B7,B6,B5,B4	B7,B6,B5,B4
B5	(bps)	(0,1,1,1):9,600	(1,1,0,0):128,000
B6		(1,0,0,0):19,200	(1,1,0,1):153,600
B7		(1,0,0,1):38,400	(1,1,1,0):307,200
		(1,0,1,0):57,600	
		(1,0,1,1):76,800	
B8 ~	Reserved		
B12			
*1			
B13	Modbus mode	(0): RTU mode	(1): ASCII mode
B14 ~	Reserved		
B15*1			

^{*1:}B8 ~ B12 ,B14 ,B15 is particularly for other communication mode. When in F87 (MBUS) instruction, all these should be set to 0.

Example for communication frame

Please set D8320 according to following steps or peripheral communication frame.






The special relay and register related to the instruction:


- c) for RS485 port
 - 9) Sending ready (M8121): the Relay will be set to 1 when it is sending-data request in

- receiving data. The relay will be automatically cleared to 0 in sending the data.
- 10) Sending request (M8122): When M8122 is set to 1 by the pulse for sending ready or for sending finish, the data sting, which is from (S), whose length is m will be sent. M8122 will automatically reset to 0 which sending is finished.
- 11) Sending end (M8123): M8123 will be ON when sending is finished. Please reset M8123 only after the received data is saved in certain registers.
- 12) Error flag (M8124): receiving error (RTU mode: CRC error; ASCII mode: LRC or end character error).
- 13) Overtime judging (M8129): Retry receiving will not begin within the specified times and Overtime flag will be ON. When send finished, M8123will be reset to 0 and M8129 will be automatically reset.
- 14) Communication frame (D8120): refer to the said frame to MBUS instruction.
- 15) Remaining data number for sending data (D8122)
- 16) Number of received data (D8123)
- 17) Overtime watchdog time (D8129): watchdog time for communication overtime (5~255):*10ms_o
- d) For expansion card RS485/ RS232
 - 8) Sending ready (M8321)
 - 9) Sending request (M8322)
 - 10) Sending end (M8323)
 - 11) Error flag (M8124)
 - 12) Overtime judging (M8329)
 - 13) Communication frame (D8320)
 - 14) Remaining data number for sending (D8322)
 - 15) Number of receiving data (D8323)
 - 16) Overtime watchdog time (D8329)

Sequence for sending and receiving

MBUS instruction specifies data start address and number of the data from PLC, together with first destination for the received data and max number for receivable data. Sequence for MBUS sending and receiving data is as following: (RS485 expansion card is applied.)





Sending request M8322

- When X010 ON, MBUS instruction will be enabled, and The PLC will be ready to receive data.
- M8322 will be set ON by a pulse as in waiting for receiving data or in receiving data.
 PLC will send the data starting at D200 and data length D0 out. M8322 will be reset to 0 as sending ends.

Receiving end M8323


- When Receiving end flag M8323 is ON, The PLC will store all the received data to corresponding registers, then reset M8323 to OFF.
- As long as M8323 is reset to OFF, The PLC will be ready to receive data. If X010 is ON, MBUS instruction will be enabled. Such progress is operating repeatedly.
- When (D1) = 0, MBUS instruction is enabled, M8323 will not operate. Thusly, The PLC will not enter the next round of receiving data. If D1 1, the operation 'ON M8323, then OFF M8323' will enable The PLC the next round of receiving data.

Overtime judging M8329

• If there is interruption in receiving data and the following time lasting as D8329 set, the overtime M8329 will be ON and receiving data will end.

M8329 will be automatically reset as M8323 reset the program.

Receiving the data (ASCII code) without end character also is available with this function.




Overtime watchdog time


Set the watchdog time for overtime.

The time = set value X10ms, efficient value for set is $5 \sim 255$. D8329 will become 50ms as the set value exceeds the range.

For example: judging time for overtime is set to 50ms.



<16-bit data dealing> when M8161=OFF, (M8161 is special relay shared by RS, ASCI, HEX, CCD)



The 16-bit communication data will be divided to two 8-bit data. One is high 8 bits, the other is low 8 bits.

Sending data differs from ASCII mode and RTU mode


STX	D200	D200	D201low	D201high	Check code	ETX	
	low	high					
Start character					LRC (ASCII)	End	
(3A)						charac	ter
						(0D0A)
RTU mode	↑				CRC (RTU)	RTU	mode
(no)						(no)	
	S . specif	ies start add	dress				
	M specifie	es bytes nun	nber to be s	sent			

Receiving data


STX	D500	D500	D501	D501	D502	D502	Check code	ETX
	low	high	low	high	low	high		
Start						LRC	End character	
character							(ASCII)	(0D0A)
(3A)								
RTU (no)	↑						CRC (RTU)	
	D . sp	ecifies s	start add	Iress				
	Less t	han n,	up limit	point fo	ta to be			
	receive	ed. End	charact	ter EXT,				
	receivi	ing end.						

(1) Sending data and remaining data to be send


RTU mode



ASCII mode



<8 bit data dealing (expansion function)> M8161=ON (M8161 is special relay shared by RS,ASCI,HEX,CCD)



Only low 8 bits are significant

Sending data differ from ASCII mode and RTU mode


STX	D200	D201 low	D202 low	D203	Check code	ETX
	low			low		
Start character (3A)				LRC (ASCII)	End character	
					(0D0A)	
RTU mode (no)				CRC (RTU)	RTU mode (no)	
	S . specifi	ies start addre	ess			
	M specifie	s sending by	te number			

Receiving data


STX	D500	D501	D502	D503	D504	D505	Check code	ETX
	low	low	low	low	low	low		
Start						LRC (ASCII)	End character	
character							(0D0A)	
(3A)								
RTU (no)							CRC (RTU)	
	D . spe	ecifies sta	art addre	SS				
	Less t	han n,	up limit	point f	ita to be			
	receive	d. End	characte	er EXT,	indicate			
	receivi	ng end.						

(1) Receiving data and the number of the data remained

RTU mode:




ASCII mode:




(2) Receiving data and the number of these data

RTU mode:



ASCII mode:




4.9.9 PID (FNC 88)

Mnemonic	Function	Operands				Program
		S1	S2	S3	D	steps
PID	Receives a	D		D	D	PID:
FNC 88	data input and			S3:S3~S3+6		9 steps
(PID	calculates a					
control	corrective					
loop)	action to a					
register	specified					
each	level based on					
	PID control					

Operation:

This instruction takes a current value (S₂) and compares it to a predefined set value (S₁). The difference or error between the two



values is then processed through a PID loop to produce a correction factor which also takes into account previous iterations and trends of the calculated error. The PID process calculates a correction factor which is applied to the current output value and stored as a corrected output value in destination device (D). The setup parameters for the PID control loop are stored in 25 consecutive data registers S₃+0 through S₃+24.

Points to note:

- a) Every PID application is different. There will be a certain amount of "trial and error" necessary to set the variables at optimal levels.
- b) A Pre-tuning feature is available that can quickly provide initial values for the PID process.
- c) As 25 data register are required for the setup parameters for the PID loop, the head address of this data stack cannot be greater than D975. The contents of this data stack are explained later in this section. Multiple PID instructions can be programmed, however each PID loop must not have conflicting data registers.
- d) There are control limits in the PLC intended to help the PID controlled machines operate in a safe manner. If it becomes necessary to reset the Set Point Value (S1) during operation, it is recommended to turn the PID command Off and restore the command after entering the new Set Point Value. This will prevent the safety control limits from stopping the operation of the PID instruction prematurely.
- e) The PID instruction has a special set of error codes associated with it. Errors are identified in the normal manner. The error codes associated with the PID loop will be flagged by M8067 with the appropriate error code being stored in D8067. These error devices are not exclusive to the PID instruction so care should be taken to investigate errors properly. Please see chapter 6, 'Diagnostic Devices' for more information.
- f) A full PID iteration does not have to be performed. By manipulation of the setup parameters P (proportional), I (Integral) or D (derivative) loops may be accessed individually or in a user defined/selected group. This is detailed later in this section.

PID Equations

Forward	$\Delta MV = Kp\{(EV_n - EV_{n-1}) + \frac{Ts}{T1}EV_n + D_n\}$						
	$EV_n = PV_{nf} - SV$						
	$Dn = \frac{T_D}{Ts + \alpha_D T_D} (-2PV_{nf-1} + PV_{nf} + PV_{nf-2}) + \frac{\alpha_D T_D}{Ts + \alpha_D T_D} \cdot D_{n-1}$						
	$MV_n = \sum \Delta MV$						
Reverse	$\Delta MV = Kp\{(EV_n - EV_{n-1}) + \frac{Ts}{T1}EV_n + D_n\}$						
	$EV_n = SV - PV_{nf}$						
	$Dn = \frac{T_D}{Ts + \alpha_D T_D} (2PV_{nf-1} - PV_{nf} - PV_{nf-2}) + \frac{\alpha_D T_D}{Ts + \alpha_D T_D} D_{n-1}$						
	$MV_n = \sum \Delta MV \Delta$						

 $PVnf = PVn + \alpha(PVnf-1 - PVn)$

EVn = the current Error Value

EVn-1 = the previous Error Value

SV = the Set Point Value (S1)

PVn = the current Process Value (S2)

PVnf = the calculated Process Value

PVnf-1 = the previous Process Value

PVnf-2 = the second previous Process Value

MV = the change in the Output

KD = the Derivative Filter Constant Manipulation Values

MVn = the current Output Manipulation Value (D)

Please see the Parameter setup section for a more detailed description of the variable parameters and in which memory register they must be set.

Dn = the Derivative Value

TS = the Sampling Time

 α =the Input Filter

KP = the Proportion Constant

TI = the Integral Time Constant
TD = the Time Derivative Constant

Dn-1 = the previous Derivative Value

Forward and Reverse operation (S₃₊₁, b0)

The Forward operation is the condition where the Process Value, PVnf, is greater than the Set Point, SV. An example is a building that requires air conditioning. Without air conditioning, the temperature of the room will be higher than the Set Point so work is required to lower PVnf.

The Reverse operation is the condition where the Set Point is higher than the Process Value. An example of this is an oven. The temperature of the oven will be too low unless some work is done to raise it, i.e. - the heating element is turned on.

The assumption is made with PID control that some work will need to be performed to bring the system into balance. Therefore, Δ MV will always have a value. Ideally, a system that is

stable will require a constant amount of work to keep the Set Point and Process Value equal.

PID setup parameters; S3

The PID setup parameters are contained in a 25 register data stack. Some of these devices require data input from the user, some are reserved for the internal operation and some return output data from the PID operation.

Parameters S₃₊₀ through S₃₊₆ must be set by the user.

Parameter	Parameter	Description		
S3 + P	name/function		range	
S3	Sampling time (Ts)	The time Process \	1~32767[m s]	
S3+1	Action - reaction	BIT0 0:Forward operation		Not
	direction and		1:Reverse operation	applicable
	alarm control	BIT1	Process Value(PVnf)alarm enable,	
			OFF(0)/ON(1)	
		BIT2	Output Value (MV) alarm enable,	
			OFF(0)/ON(1)	
		BIT3-15	Reserved	
S3+2	Input filter (α)	Alters the effect of the input filter		0~99[%]
S3+3	Proportional	This is a	1~32767[%]	
	gain (Kp)	a known		
		Value (P\		
S3+4	Integral time	This is the	1~32767[x1	
	constant (TI)	This is th	00ms]	
		to reach		
		proportion		
		this paran		
S3+5	Derivative gain	This is a	0~100[%]	
	(KD)	known pro (PVnf)		
S3+6	Derivative time	This is the	1~32767[x1	
	constant	This is the	00ms]	
	(TD)	value to re		
		proportion		
		this paran		
S3+7~S3+19	Reserved for use	· · · · · · · · · · · · · · · · · · ·		
S3+20	Process Value,	Active wh		
	maximum	This is a u	0~32767	
	positive change	Process \		
		(PVnf) ex		
S3+21	Process Value,	Active wh		
	minimum value	This is a u		
		If the Prod	cess Value (PVnf) falls below the limit,	

		00.04	11141 10				
		S3+24, b	it b1 is set On				
S3+22	Output Value,	Active wh	Active when S3+1, b2 is set ON				
	maximum	This is a	user defined maximum limit for the quantity of				
	positive change	positive of	change which can occur in one PID scan. If				
		the Outp	ut Value (MV) exceeds this, S3+24, bit b2 is				
		set On.					
S3+23	Output Value,	Active wh	nen S3+1, b2 is set ON				
	Maximum	This is a	user defined maximum limit for the quantity of				
	negative change	negative	change which can occur in one PID scan. If				
		the Outp	ut Value (MV) falls below the lower limit,				
		S3+24, b	it b3 is set On.				
S3+24	Alarm flags	BIT0	High limit exceeded in Process Value (PVnf)				
	(Read Only)	BIT1	Below low limit for the Process Value (PVnf)				
		BIT2	Excessive positive change in Output Value	Not			
			applicable				
		BIT3	BIT3 Excessive negative change in Output Value				
			(MV)				
		BIT4-15	Reserved				

Configuring the PID loop

The PID loop can be configured to offer variations on PID control. These are as follows:

Control	Selection via setup registers			Description
method	S3 +3 (KP)	S3+ 4 (TI)	S3 + 6 (TD)	
Р	User value	Set to 0 (zero)	Set to 0 (zero)	Proportional effect only
PI	User value	User value	Set to 0(zero)	Proportional and integral effect
PD	User value	Set to 0 (zero)	User value	Proportional and derivative effect
PID	User value	User value	User value	Full PID

It should be noted that in all situations there must be a proportional or 'P' element to the loop.

P - Proportional change

When a proportional factor is applied, it calculates the difference between the Current Error Value, EVn, and the Previous Error Value, EVn-1. The Proportional Change is based upon how fast the Process Value is moving closer to (or further away from) the Set Point Value NOT upon the actual difference between the PVnf and SV.

Note: Other PID systems might operate using an equation that calculates the Proportional change based upon the size of the Current Error Value only.

I - integral change

Once a proportional change has been applied to an error situation, 'fine tuning' the correction can be performed with the I or integral element. Initially only a small change is applied but as time increases and the error is not corrected the integral effect is increased. It is important to note how TI actually effects how fast the total integral correction is applied. The smaller TI is, the bigger effect the integral will have.

Note: The T_I value is set in data register S₃+4. Setting zero for this variable disables the

Integral effect.

The Derivative Change

The derivative function supplements the effects caused by the proportional response. The derivative effect is the result of a calculation involving elements TD, TS, and the calculated error. This causes the derivative to initially output a large corrective action which dissipates rapidly over time. The speed of this dissipation can be controlled by the value TD: If the value of TD is small then the effect of applying derivative control is increased.

Because the initial effect of the derivative can be quite severe there is a 'softening' effect which can be applied through the use of **K**D, the derivative gain. The action of **K**D could be considered as a filter allowing the derivative response to be scaled between 0 and 100%. The phenomenon of chasing, or overcorrecting both too high and too low, is most often associated with the Derivative portion of the equation because of the large initial correction factor.

Note: The TD value is set in Data register S3+6. Setting zero for this variable disables the Derivative effect.

Effective use of the input filter α S₃₊₂

To prevent the PID instruction from reacting immediately and wildly to any errors on the Current Value, there is a filtering mechanism which allows the PID instruction to observe and account for any significant fluctuations over three samples.

The quantitative effect of the input filter is to calculate a filtered Input Value to the PID instruction taken from a defined percentage of the Current Value and the previous two filtered Input Values.

This type of filtering is often called first-order lag filter. It is particularly useful for removing the effects of high frequency noise which may appear on input signals received from sensors.

The greater the filter percentage is set the longer the lag time. When the input filter is set to zero, this effectively removes all filtering and allows the Current Value to be used directly as the Input Value.

Initial values for PID loops

The PID instruction has many parameters which can be set and configured to the user's needs. The difficulty is to find a good point from which to start the fine tuning of the PID loop to the system requirements. The following suggestions will not be ideal for all situations and applications but will at least give users of the PID instruction a reasonable points from which to start.

A value should be given to all the variables listed below before turning the PID instruction ON. Values should be chosen so that the Output Manipulated Value does not exceed ± 32767.

Recommended initial settings:

Ts = Should be equal to the total program scan time or a multiple of that scan time, i.e. 2 times, 5 times, etc.

 α = 50%

KP = This should be adjusted to a value dependent upon the maximum corrective action to

reach the set point - values should be experimented with from an arbitrary 75%

TI = This should ideally be 4 to 10 times greater than the To time

Kp = 50%

TD = This is set dependent upon the total system response, i.e. not only how fast the programmable controller reacts but also any valves, pumps or motors.

For a fast system reaction TD will be set to a quick or small time, this should however never be less than Ts. A slower reacting system will require the TD duration to be longer. A beginning value can be TD twice the value of Ts.


Care should be taken when adjusting PID variables to ensure the safety of the operator and avoid damage to the equipment.

With ALL PID values there is a degree of experimentation required to tune the PID loop to the exact local conditions. A sensible approach to this is to adjust one parameter at a time by fixed percentages, i.e. say increasing (or decreasing) the KP value in steps of 10%. Selecting PID parameters without due consideration will result in a badly configured system which does not perform as required and will cause the user to become frustrated. Please remember the PID process is a purely mathematical calculation and as such has no regard for the 'quality' of the variable data supplied by the user/system - the PID will always process its PID mathematical function with the data available.

Example PID Settings

The partial program shown at below demonstrates which parameters must be set for the functioning of the FX2N. The first step sets the user values for S3+0 to S3+6. The PID instruction will be activated when M4 is On.

From the PID instruction at the bottom of the ladder, $S_1 = D200$; $S_2 = D201$; $S_3 = D500$; and D or M=D525



4.10 Floating Point 1 & 2 - Functions 110 to 129

Contents:

Floating Point 1

ECMP -	Float Compare	FNC 110
EZCP -	Float Zone Compare	FNC 111
-	Not Available	FNC 112 to 117
EBCD -	Float to Scientific	FNC 118
EBIN -	Scientific to Float	FNC 119
Floating Point	2	
EADD -	Float Add	FNC 120
ESUB -	Float Subtract	FNC 121
EMUL -	Float Multiplication	FNC 122
EDIV -	Float Division	FNC 123
-	Not Available	FNC 124 to 126
ESQR -	Float Square Root	FNC 127
PPP -	Not Available	FNC 128
INT -	Float to Integer	FNC 129

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.


4.10.1 ECMP (FNC 110)

Mnemonic	Function		Operands			
WITHEITIONIC	Function	S1	S2	D	steps	
ECMP	Compares two	K, H - integer	value	Y, M, S	DECMP,	
FNC 110	floating point	automatically	automatically		DECMPP:	
(Floating Point	values - results	converted to	converted to floating point		13 steps	
Compare)	of <, = and > are	D - must be in floating		devices are		
	given	point format (32bits)		used.		

Operation:

The data of S₁ is compared to the data of S₂. The result is indicated by 3 bit devices specified with the head address entered as D. The bit devices indicate:

S₂ is less than < S₁ - bit device D is ON S₂ is equal to = S₁ - bit device D₊₁ is ON S₂ is greater than > S₁ - bit device D₊₂ is ON



Points to note:

The status of the destination devices will be kept even if the ECMP instruction is deactivated.

Full algebraic comparisons are used: i.e. -1.79 \times 10 ₂₇ is smaller than 9.43 \times 10 ₋₁₅

4.10.2 EZCP (FNC 111)

Mnemonic	Function		Operands				
WITHERTHORNIC	1 diletion	S1	S2	S3	D	steps	
EZCP	Compares a float	K, H - integer value			Y, M, S	DEZCP,	
FNC 111	range with a float	automatically			Note: 3	DEZCPP:	
(Floating	value - results of	converted to floating point			consecutive	13 steps	
Point Zone	<, = and > are	D - must	D - must be in floating point				
Compare)	given	format (32 bits).			are used		
		Note: S1	must be l	ess than S2			


Operation:

The operation is the same as the ECMP instruction except that a single data value (S₃) is compared to a data range (S₁ - S₂).

 S_3 is less than S_1 and S_2 - bit device D is ON

 S_3 is between S_1 and S_2 - bit device D_{+1} is ON

S₃ is greater than S₂ - bit device D₊₂ is ON



4.10.3 EBCD (FNC 118)

Mnemonic	Function	Oper	Program	
Millemonic	Function	S	D	steps
EBCD	Converts floating	D - must be in	D - 2 consecutive	DEBCD,
FNC 118 (Float to	point number	floating point	devices are used	DEBCDP:
Scientific	format to scientific	format (32 bits).	D - mantissa	9 steps
conversion)	number format		D+1 - exponent.	

Operation:

Converts a floating point value at S into separate mantissa and exponent parts at D and D+1 (scientific format).



Points to note:

- a) The instruction must be double word format. The destinations D and D+1 represent the mantissa and exponent of the floating point number respectively.
- b) To provide maximum accuracy in the conversion the mantissa D will be in the range 000 to 9999 (or 0) and the exponent D+1 corrected to an appropriate value.
- c) E.g. S= 3.4567×10^{-5} will become D= 3456, D+1 = -8

4.10.4 EBIN (FNC 119)

Mnemonic	Function	Opera	Program	
IVITIETTIOTTIC	FUNCTION	S	D	steps
EBIN	Converts scientific	D - 2 consecutive	D - a floating point	DEBIN,
FNC 119 (Scientific	number format to	devices are used	Value (32 bits).	DEBINP:
to Float	floating point	S- mantissa		9 steps
conversion)	number format	S+1 - exponent		

Operation:

Generates a floating point number at D from scientific format data at source S.



Points to note:

- a) The instruction must be double word format. The source data Sand S+1 represent the mantissa and exponent of the floating point number to be generated.
- b) To provide maximum accuracy in the conversion the mantissa S must be in the range 1000 to 9999 (or 0) and the exponent S+1 corrected to an appropriate value.
- c) E.g. S= 5432, S+1 = 12 will become D= 5.432×10^{9}

4.10.5 EADD (FNC 120)

Mnemonic	Function		Program		
Millemonic		S1	S2	D	steps
EADD	Adds two	K, H - integ	ger value	D - a floating	DEADD,
FNC 120	floating point	automatica	ally converted to	point value	DEADDP:
(Floating	numbers	floating point		(32 bits).	13 steps
Point Addition)	together	D - must be in floating point			
		format (32	bits).		

Operation:

The floating point values stored in the source devices S₁ and S₂ are algebraically added and the result stored in the destination device D.



Points to note:

- a) The instruction must use the double word format; i.e., **D**EADD or **D**EADDP. All source data and destination data will be double word; i.e. uses two consecutive data registers to store the data (32 bits).
 - Except for K or H, all source data will be regarded as being in floating point format and the result stored in the destination will also be in floating point format.
- b) If a constant K or H is used as source data, the value is converted to floating point before the addition operation.
- c) The addition is mathematically correct: i.e., $2.3456 \times 10 \ 2 + (-5.6 \times 10 \ -1) = 2.34 \times 10 \ 2$
- d) The same device may be used as a source and as the destination. If this is the case then, on continuous operation of the DEADD instruction, the result of the previous operation will be used as a new source value and a new result calculated. This will happen every program scan unless the pulse modifier or an interlock program is used.
- e) If the result of the calculation is zero "0" then the zero flag, M8020 is set ON.
 If the result of the calculation is larger than the largest floating point number then the carry flag, M8021 is set ON and the result is set to the largest value.

 If the result of the calculation is smaller than the smallest floating point number then the borrow flag, M8022 is set ON and the result is set to the smallest value.

4.10.6 EAUB (FNC 121)

Mnemonic	Function		Operands			
winemonic	Function	S1	S2	D	steps	
ESUB	Sub-traction)	K, H - integer value		D - a floating	DESUB,	
FNC 121	Subtracts one	automatica	automatically converted to		DESUBP:	
(Floating	floating point	floating po	floating point		13 steps	
Point)	number from	D - must be in floating point				
	another	number format (32 bits).				

Operation:

The floating point value of S₂ is subtracted from the floating point value of S₁ and the result stored in destination device D.



Points to note:


All points of the EADD instruction apply, except that a subtraction is performed.

4.10.7 EMUL (FNC 122)

Mnemonic	Function		Operands			
Willemonic		S1	S2	D	steps	
EMUL	Multiplies two	K, H - integ	ger value	D - a floating	DEMUL,	
FNC 122	floating point	automatica	ally converted to	point value	DEMULP:	
(Floating	numbers	floating point		(32 bits).	13 steps	
Point	together	D - must be in floating point				
Multiplication)		format (32	bits).			

Operation:

The floating point value of S₁is multiplied with the floating point value of S₂. The result of the multiplication is stored at D as a floating point value.



Points to note:


Point a, b, c and d of the EADD instruction apply, except that a multiplication is performed.

4.10.8 EDIV (FNC 123)

Mnemonic	Function		Operands			
IVITIETTIONIC	Function	S1	S2	D	steps	
EDIV	Divides one	K, H - integ	ger value	D - a floating	DEDIV,	
FNC 123	floating point	automatica	ally converted to	point value (32	DEDIVP:	
(Floating Point	number by	floating po	int	bits).	13 steps	
Division)	another.	D - must be in floating point				
		format (32 bits).				

Operation:

The floating point value of S₁ is divided by the floating point value of S₂. The result of the division is stored in D as a



floating point value. No remainder is calculated.

Points to note:

Points a, b, c, d of the EADD instruction apply, except that a division is performed.

• If S₂ is 0 (zero) then a divide by zero error occurs and the operation fails.

4.10.9 ESQR (FNC 127)

Mnemonic Function		Operands	Program	
		S	D	steps
ESQR	Calculates the	K, H - integer value	D - a floating	DESQR,
FNC 127	square root of	automatically converted to	point value (32	DESQRP:
(Floating Point	a floating point	floating point	bits).	9 steps
Square Root)	value.	D - must be in floating point		
		number format (32 bits).		

Operation:

A square root is performed on the floating point value of Sand the result is stored in D.



Points to note:

Points a, b, c, d of the EADD instruction apply, except that a square root is performed.

If S is negative then an error occurs and error flag M8067 is set ON.

4.10.10 INT (FNC 129)

Mnemonic	Function	Function Operands D		Program
Willemonic	Function			steps
INT	Converts a number	K, H - integer value	D - decimal	INT, INTP:
FNC 129	from floating point	automatically converted to	format for INT,	5 steps
(Float to	format to decimal	floating point	INTP - 16 bits	DINT, DINTP:
Integer)	format	D - must be in floating point	for DINT,	9 steps
		number format (32 bits).	DINTP – 32	
			bits	

Operation:

The floating point value of S is rounded down to the nearest integer value and stored in normal binary format in D.



Points to note:

- a) The source data is always a double (32 bit) word; a floating point value.
 For single word (16 bit) operation the destination is a 16 bit value.
 For double word (32 bit) operation the destination is a 32 bit value.
- b) This instruction is the inverse of the FLT instruction. (See page 5-49)
- c) If the result is 0 then the zero flag M8020 is set ON.

 If the source data is not a whole number it must be rounded down. In this case the borrow flag M8021 is set ON to indicate a rounded value.

 If the resulting integer value is outside the valid range for the destination device then an overflow occurs. In this case the carry flag M8022 is set on to indicate overflow.

Note: If overflow occurs, the value in the destination device will not be valid.

4.11 Trigonometry - FNC 130 to FNC 139

Contents:

Floating point 3

SIN -	Sine	FNC 130
COS -	Cosine	FNC 131
TAN -	Tangent	FNC 132
ASIN -	ARC Sine	FNC 133
ACOS -	ARC Cosine	FNC 134
ATAN -	ARC Tangent	FNC 135
RAD -	Degree to Radian	FNC 136
DEG -	Radian to Degree	FNC 137
-	Not Available	FNC 138 to 139

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.11.1 SIN (FNC 130)

Mnemonic	Function	Operands	Program	
Millernonic	Function	S	D	steps
SIN	Calculates the	D - must be in floating	D - a floating	DSIN,
FNC 130 (Sine)	sine of a floating	point number format (32	point value (32	DSINP:
	point value	bits).(radians)	bits).	9 steps

Contents:

This instruction performs the mathematical SIN operation on the floating point value in S. The result is stored in D.




Points to note:

a) The instruction must use the double word format: i.e., **D**SIN or **D**SINP. All source and destination data will be double word; i.e., uses two consecutive data registers to store the data (32 bits).

The source data is regarded as being in floating point format and the destination is also in floating point format.

Radian Angles

Below is an program example of how to calculate angles in radians using floating point.



4.11.2 COS (FNC 131)

Mnemonic	Function	Operands		
Millemonic	Function	S	D	steps
COS	Calculates the	D - must be in floating	D - a floating	DCOS,
FNC 131	cosine of a floating	point number format	point	DCOSP:
(Cosine)	point value	(32 bits).	Value (32 bits).	9 steps

Contents:

This instruction performs the mathematical COS operation on the floating point value in S. The result is stored in D.



Points to note:

All the points for the SIN instruction apply, except that COS is calculated.

4.11.3 TAN (FNC 132)

Mnemonic	Function	Operands		Program
Willemonic	FullClion	S	D	steps
TAN	Calculates the tangent	D - must be in floating	D - a floating	DTAN,
FNC132	of a floating point value	point number format (32	point Value	DTANP:
(Tangent)		bits).	(32 bits).	9 steps

Contents:

This instruction performs the mathematical TAN operation on the floating point value in S. The result is stored in D.



Points to note:

All the points for the SIN instruction apply, except that COS is calculated.

4.11.4 ASIN (FNC 133)


Mnemonic	Function	Oper	ands	Program steps	
WITTETHOTHC	FullClion	S	D		
ASIN	ARC SIN (floating	D	D	DASIN,	
FNC133	point value)	-1≤S<1		DASINP:	
				9 steps	

Contents:

This instruction is ARC SIN (inverse function of SIN) the data in S, then send the result (floating point value) to D.



Example:



4.11.5 ACOS (FNC 134)


Mnomonio	Function	Oper	ands	Program steps	
Mnemonic	Function	S	D		
ACOS	ARC COS	D	D	DACOS,	
FNC134	(floating	-1≤S<1		DACOSP:	
	point value)			9 steps	

Contents:

This instruction is ARC COS (inverse function of COS) the data in S, then send the result (floating point value) to D.



Example:



4.11.6 ATAN (FNC 135)

Mnemonic	Function	Oper	ands	Program stone
WITTERTIONIC	Function	S	D	Program steps
ATAN	ARC TAN	D	D	DATAN,
FNC135	(floating point	-π/2 ~ π/2		DATANP:
	value)			9 steps


Contents:

This instruction is ARC TAN (inverse function of TAN) the data in S, then send the result (floating point value) to D.



Example:





4.11.7 RAD (FNC 136)

Mnemonic	Function	Ope	erands	Program stone	
WITTETTIOTIC	i unction	S	D	Program steps	
RAD	Converter angle	D - a	D - a floating	DRAD	
FNC136	unit from DEG to	floating	point Value	DRADP:	
	RAD	point Value		9 steps	

Contents:

This instruction converters angle unit from DEG to RAD



4.11.8 DEG (FNC 137)

Mnemonic	Function	Opera	Program steps	
Millemonic	Function	S D		Frogram steps
DEG	Converter angle	D - a floating point	D - a floating point	DDEG
FNC137	unit from RAD to	number format (32	number format (32	DDEGP:
	DEG	bits).	bits).	9 steps

Contents:

This instruction converters angle unit from RAD to DEG



4.12 Data Operations 2 - FNC 140 to FNC 149 Contents: Not Available FNC 140 to 146 SWAP -Float to Scientific FNC 147 Not Available FNC 148 to 149 Symbols list: D - Destination device. S - Source device. m, n- Number of active devices, bits or an operational constant. Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D1, S3 or for lists/tabled devices D₃₊₀, S₊₉ etc. MSB -Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1. LSB - Least Significant Bit. **Instruction modifications:** \Box \Box - An instruction operating in 16 bit mode, where \Box \Box identifies the instruction mnemonic. □□P - A 16 bit mode instruction modified to use pulse (single) operation. D□□□ - An instruction modified to operate in 32 bit operation. D \(\subseteq \sin P - A 32 \) bit mode instruction modified to use pulse (single) operation.

- ★ A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
- $\stackrel{\sim}{\sim}$ An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.


4.12.1 SWAP (FNC 147)

Mnemonic	Function	Operands	Program steps
winemonic	Function	S	Flogram steps
SWAP	The high and low byte of	KnY, KnM,	SWAP,SWAPP: 5 steps
FNC 147 (Byte	the Designated devices	KnS, T, C, D, V,	DSWAP, DSWAPP: 9 steps
Swap) ★	are exchanged	Z	
. ,			

Contents:

The upper byte and the lower byte of the source device are swapped.

This instruction is equivalent to operation 2 of FNC 17 XCH



Points to note:

- a) In single word (16 bit) operation the upper and lower byte of the source device are exchanged.
- b) In double word (32 bit) operation the upper and lower byte of each or the two 16 bit devices are exchanged.

Result of DSWAP (P) D10:

Values	are in Hex for clarity	Before DSWAP	After DSWAP
D10	Byte 1	1FH	8BH
טוט	Byte 2	8BH	1FH
D11	Byte 1	C4H	35H
ווט	Byte 2	35H	C4H

c) If the operation of this instruction is allowed to execute each scan, then the value of the source device will swap back to its original value every other scan. The use of the pulse modifier or an interlock program is recommended.

4.13 Position instruction - FNC 156 to FNC 159

Contents:

 Not Available	F	NC 150 to 155

ZRN - reset to Zero point FNC 156
PLSV - variable speed pulse output FNC 157
DRVI - increment positioning FNC 158
DRVA - absolute positioning FNC 159

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant. Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.
- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

$\square\square\square$ - An instruction operating in 16 bit mode, where $\square\square\square$ identifies the instruction
mnemonic.
□□□P - A 16 bit mode instruction modified to use pulse (single) operation.
$D\square\square\square$ - An instruction modified to operate in 32 bit operation.
$D \square \square \square P$ - A 32 bit mode instruction modified to use pulse (single) operation.

- ★ A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
- An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.13.1 ZRN (FNC 156)

Mnemonic	Function	Operands					Drogram atona	
Millemonic	Function	S1 S2		S3	D		Program steps	
ZRN	Return to	K,H,KnY, KnM,		X,Y,M,S	Υ		ZRN:9 steps	
FNC 156	zero-point after	KnS, T, C	C, D, V,				DZRN:17 steps	
	machine ON or	Z						
	initial setting.							

ZRN S1 •	S2 •	S3 •	D•
----------	------	------	----

- As for FNC158 (DRVI) and FNC159 (DRVA), PLC will control the present value to increase or decrease with the self-produced forward/reverse pulse and store the updated value to the register (Y000: [D8141, D8140], Y001: [D8143,D8142]). By these values, PLC will always know the machine position. However, when the power is turned off, the data will be lost. Consequently, in order to solve the problem, it is necessary to execute FNC156 (ZRN) as machine is ON or is initially set to store the zero point data to PLC.
 - a) Users may specify zero return speed [S1] as, 16-bit 10 to 32,767Hz or 32-bit 10 to 100kHz.
 - b) Users may specify the creep speed [S2] of 10 to 32,767Hz
 - c) If any device other than an input relay (X) is specified for the Near point signal [S3] it will be affected by the operation cycle of the PLC and the dispersion of the zero point may be large.
 - d) Only Y000 or Y001 can be used for the pulse output [D].


Output function of this instruction:

If M8140 is set to ON, the reset signal will be sent to the servo motor when the returning to zero point is completed.

The reset signal differs from various pulse output:

Pulse output [Y000]—> reset signal [Y002]

Pulse output [Y001]—> reset signal [Y003]



- The execution sequence for this instruction:
 - a) As the instruction is enabled, the machine will move at the speed S1 set.
 - In the zero point reset progress, the machine will stop as the enabling terminal is OFF.
 - If the enabling terminal is OFF and pulse output monitor device (Y000: M8147; Y001: M8148) is on, the machine will not accept such instruction.
 - b) When near signal (DOG) is ON from OFF, the machine will move at creeping speed S2.
 - c) AS near signal (DOG) is OFF from and pulse output stops, the data '0' will be written to present register (Y000: [D8141, D8140], Y001: [D8143, D8142]). When M8140 is ON, PLC will send out reset signal. After reset is finished, the M8029 will be ON, as well as pulse output monitor device (Y000: M8147; Y001: M8148) will be OFF.

Related device number:

D8141 (upper digit) & D8140 (lower digit): Current value register of Y000 (32-bit)

D8143 (upper digit) & D8142 (lower digit): Current value register of Y001 (32-bit)

M8145: Y000 pulse output stop (immediate)

M8146: Y001 pulse output stop (immediate)

M8147: Y000 pulse output monitor (BUS/READY)

M8148: Y001 pulse output monitor (BUS/READY)

Consideration:

Dog search function is not supported. Start zero return from the front side of the Near point signal.

In Zero point reset, the present value in register (Y000: [D8141, D8140], Y001: [D8143, D8142]) will decrease to 0.

Attention should be paid to the instruction drive timing.

4.13.2 PLSV (FNC 157)

Mnemonic	Function		Operands	Drogram atons	
winemonic	Function	S	D1	D1 D2 Program s	
PLSV	Variable speed	K,H,KnY,	Υ	X,Y,M	PLSY:7 steps
FNC 157	pulse output	KnM,			DPLSY:13 steps
		KnS, T, C,			
		D, V, Z			

PLSV	s·	D1 •	D2 •
------	----	------	------

- This is a variable speed output pulse instruction, with a rotation direction output.
 - a) Users may use output pulse frequencies [S1] of, 16-bit 1 to 32,767Hz/-1 to 32,767Hz or 32-bit 1 to 100kHz/-1 to 100kHz.
 - b) Only Y000 or Y001 can be used for the pulse output [D1]. Because of the nature of the high speed output, transistor type output units should be used with this instruction. Relay type outputs will suffer a greatly reduced life, and will cause false outputs to occur.
 - c) Rotation direction signal output [D2] operated as follows: if [D2] = OFF, rotation = negative, if [D2] = ON, rotation = positive.
- The pulse frequency [S] can be changed even when pulses are being output.
- Acceleration/deceleration are not performed at start/stop. If cushion start/stop is required, increase or decrease the output pulse frequency [S] using the FNC67 RAMP instruction.
- If the instruction drive contact turns off while pulses are output, the machine will stop directly but not decelerate to 0.
- Related device numbers.

D8141 (upper digit) & D8140 (lower digit): Current value register of Y000 (32-bit)

D8143 (upper digit) & D8142 (lower digit): Current value register of Y001 (32-bit)

M8145: Y000 pulse output stop (immediate)

M8146: Y001 pulse output stop (immediate)

M8147: Y000 pulse output monitor (BUS/READY)

M8148: Y001 pulse output monitor (BUS/READY)

Attention should be paid to the instruction drive timing.

4.13.3 DRVI (FNC 158)

Mnemonic	Function		Opera	Drogram atons		
Millemonic	Function	S1 S2		D1	D2	Program steps
DRVI	Increment	K,H,KnY, KnM,		Υ	Y,M,	DRVI:9 steps
FNC 158	positioning	KnS, T, C, D, V,			S	DDRVI:17 steps
		Z				

\longrightarrow DRVI $ S1 \cdot S2 \cdot D1 \cdot D2$
--

- This instruction is for single speed positioning in the form of incremental movements.
 - a) The maximum number of pulses [S1] available are: 16-bit -32,768 to 32,767 pulses or 32-bit. -2,147,483,648 to 2,147,483,648 pulses.
 - b) Users may use output pulse frequencies [S2], 16-bit 10 to 32,767Hz or 32-bit 10 to 100 kHz.
 - c) Only Y000 or Y001 can be used for the pulse output [D1]. Because of the nature of the high speed output, transistor type output units should be used with this instruction. Relay type outputs will suffer a greatly reduced life, and will cause false outputs to occur.
 - d) Rotation direction signal output [D2] operated as follows: if [D2] = OFF, rotation = negative, if [D2] = ON, rotation = positive.

Related Device:

D8141 (upper digit) & D8140 (lower digit): Current value register of Y000 (32-bit) D8143 (upper digit) & D8142 (lower digit): Current value register of Y001 (32-bit) In reverse, the present value in register will decrease.

- If the contents of an operand are changed while the instruction is executed, it is not reflected on the operation. The new contents become effective when the instruction is next driven.
- If the instruction drive contact turns off while the instruction is being executed, the machine decelerates and stops. At this time the execution complete flag M8029 does not turn ON.
- Once the instruction drive contact is off, re-drive of the instruction is not possible while the pulse output flag (Y000 : [M8147] Y001 : [M8148]) is ON.
- For operation in the incremental drive method, the travel distance from the current position is specified with either a position or a negative symbol.
- The acceleration and deceleration time is set by D8148.

4.13.4 DRVA (FNC 159)

Mnemonic	Function		Opera	Drogram stone		
Millemonic	Function	S1 S2		D1	D2	Program steps
DRVA	Absolute	K,H,KnY, KnM,		Υ	Y,M,	DRVA:9 steps
FNC 159	positioning	KnS, T, C, D, V, Z			S	DDRVA:17 steps

DRVA	S1 •	S2 •	D1 •	D2 •
------	------	------	------	------

- This instruction is for single speed positioning using a zero home point and absolute measurements.
 - a) The target position for absolute positioning [S1] can be: 16-bit -32,768 to 32,767 pulses or 32-bit -2,147,483,648 to +2,147,483,647 pulses.
 - b) Users may use output pulse frequencies [S2], 16-bit 10 to 32,767Hz or 32-bit 10 to 100 kHz.
 - c) Only Y000 or Y001 can be used for the pulse output [D1]. Because of the nature of the high speed output, transistor type output units should be used with this instruction. Relay type outputs will suffer a greatly reduced life, and will cause false outputs to occur.
 - d) Rotation direction signal output [D2] operated as follows: if [D2] = OFF, rotation = negative, if [D2] = ON, rotation = positive.

Related Device:

D8141 (upper digit) & D8140 (lower digit): Current value register of Y000 (32-bit) D8143 (upper digit) & D8142 (lower digit): Current value register of Y001 (32-bit)

In reverse, the present value in register will decrease.

- If the contents of an operand are changed while the instruction is executed, it is not reflected on the operation. The new contents become effective when the instruction is next driven.
- If the instruction drive contact turns off while the instruction is being executed, the machine decelerates and stops. At this time the execution complete flag M8029 does not turn ON.
- Once the instruction drive contact is off, re-drive of the instruction is not possible while the pulse output flag (Y000 : [M8147] Y001 : [M8148]) is ON.
- For operation in the incremental drive method, the travel distance from the current position is specified with either a position or a negative symbol.
- The acceleration and deceleration time is set by D8148.

4.14 Real Time Clock Control 160 to 169

Contents:

TCMP -	Time Compare	FNC 160
TZCP -	Time Zone Compare	FNC 161
TADD -	Time Add	FNC 162
TSUB -	Time Subtract	FNC 163
□□□ -	Not Available	FNC 164 to 165
TRD -	Read RTC data	FNC 166
TWR -	Set RTC data	FNC 167
-	Not Available	FNC 168 to 169

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

$\Box\Box\Box$ - An instruction operating in 16 bit mode, where $\Box\Box\Box$ identifies the instruction
mnemonic.
□□□P - A 16 bit mode instruction modified to use pulse (single) operation.
D□□□ - An instruction modified to operate in 32 bit operation.
D□□□P - A 32 bit mode instruction modified to use pulse (single) operation.

- ★ A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
- An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.14.1 TCMP (FNC 160)


Mnemonic	Function	Operands				Program	
Willemonic	Function	S1	S2	S3	S	D	steps
TCMP	Compares two	K, H,	KnX, ł	ζηΥ,	T, C, D	Y, M, S	TCMP,
FNC 160	times - results of <,	KnM,	KnM, KnS, T, C,		Note:		TCMPP:
(Time Compare)	= and > are given	D, V, Z		D, V, Z 3 consecutive		ve	11 steps
				devices are	used.		

Contents:

S₁, S₂ and S₃ represent hours, minutes and seconds respectively. This time is compared to the time value in the 3 data devices specified by the head address S. The result is indicated in the 3 bit devices specified by the head address D.

The bit devices in D indicate the following:

D+0 is set ON, when the time in S is less than the time in S1, S2 and S3.



D+1 is set ON, when the time in S is equal to the time in S1, S2 and S3.

D+2 is set ON, when the time in S is greater than the time in S1, S2 and S3.

Points to note:

- The status of the destination devices is kept, even if the TCMP instruction is deactivated.
- b) The comparison is based on the time value specified in the source devices.
 - The valid range of values for S1 and S+0 is 0 to 23 (Hours).
 - The valid range of values for S2and S+1 is 0 to 59 (Minutes).
 - The valid range of values for S3and S+2 is 0 to 59 (Seconds).
- c) The current time of the real time clock can be compared by specifying D8015 (Hours), D8014 (Minutes) and D8013 (Seconds) as the devices for S₁, S₂ and S₃ respectively.

4.14.2 TZCP (FNC 161)

Mnemonic	Function	Operands				Program
Millemonic	Function	S1	S2	S	D	steps
TZCP	Compares a time to	T, C, D			Y, M, S	TZCP,
FNC 161	a specified time	S1 must be less than or equal to				TZCPP:
(Time Zone	range - results of <,	S2.				9 steps
Compare)	= and > are given	Note: 3 con	Note: 3 consecutive devices are used for all			

Contents:

S₁, S₂ and S represent time values. Each specifying the head address of 3 data devices. S is compared to the time period defined by S1 and S2. The result is indicated in the 3 bit devices specified by the head address D. The bit devices in D indicate the following:



D+0 is set ON, when the time in


S is less than the times in S₁ and S₂.

D+1 is set ON, when the time in S is between the times in S1 and S2.

D+2 is set ON, when the time in S is greater than the times in S1 and S2.

Points to note:

- a) The status of the destination devices is kept, even if the TCMP instruction is deactivated.
- b) The comparison is based on the time value specified in the source devices.
 - The valid range of values for S1 and S+0 is 0 to 23 (Hours).
 - The valid range of values for S2and S+1 is 0 to 59 (Minutes).
 - The valid range of values for S3and S+2 is 0 to 59 (Seconds).




4.14.3 TADD (FNC 162)

Mnemonic	Function			Program	
winemonic	Function	S1	S2	D	steps
TADD	Adds two time values	T, C, D			TADD,
FNC 162	together to give a new	Note: 3 cons	ecutive device	s are used to	TADDP:
(Time Addition)	time	represent ho	ours, minutes a	nd seconds	7 steps
		respectively.			

Contents:


Each of S₁, S₂ and D specify the head address of 3 data devices to be used a time value.




The time value in S₁ is added to the time value in S₂, the result is stored to D as a new time value.

Points to note:

a) The addition is performed according to standard time values. Hours, minutes and seconds are kept within correct limits. Any overflow is correctly processed.



b) If the addition of the two times results in a value greater than 24 hours, the value of the result is the time remaining above 24 hours.



When this happens the carry flag M8022 is set ON.

- c) If the addition of the two times results in a value of zero (0:00:00: 0 hours, 0 minutes, 0 seconds) then the zero flag M8020 is set ON.
- d) The same device may be used as a source (S1 or S2) and destination device. In this case the addition is continually executed; the destination value changing each program scan. To prevent this from happening, use the pulse modifier or an interlock program.

4.14.4 TSUB (FNC 163)

Mnemonic	Function		Program		
winemonic	Function	S1	S2	D	steps
TSUB	Subtracts onetime value from	T, C, D			TSUB,
FNC 163	another to give a new time	Note: 3	consecutiv	⁄e	TSUBP:
(Time Subtraction)		devices	are used.		7 steps

Contents:


Each of S₁, S₂ and D specify the head address of 3 data devices to be used a time value.




The time value in S₁ is subtracted from the time value in S₂, the result is stored to D as a new time value.

Points to note:

a) The subtraction is performed according to standard time values. Hours, minutes and seconds are kept within correct limits. Any underflow is correctly processed.



b) If the subtraction of the two times results in a value less than 00:00:00 hours, the value of the result is the time remaining below 00:00:00 hours.



When this happens the borrow flag M8021 is set ON.

- c) If the subtraction of the two times results in a value of zero (00:00:00 hours) then the zero flag M8020 is set ON.
- d) The same device may be used as a source (S1 or S2) and destination device. In this case the subtraction is continually executed; the destination value changing each program scan.


To prevent this from happening, use the pulse modifier or an interlock program.

4.14.5 TRD (FNC 166)

Mnemonic	Function	Operands	Program
Willemonic	Function	D	steps
TRD	Reads the current value of the	T, C, D	TRD,
FNC 166	real time clock to a group of	Note: 7 consecutive devices	TRDP:
(Time Read)	registers	are used	5 steps

Contents:

The current time and date of the real time clock are read and stored in the 7 data devices specified by the head address D.



The 7 devices are set as follows:

Device	Meaning	value
D8018	Year	2000~2099
D8017	Month	1~12
D8016	Date	1~31
D8015	Hours	0~23
D8014	Minutes	0~59
D8013	Seconds	0~59
D8019	Day	0(Sun)~6(Sat)


Device	Meaning
D0	Year
D1	Month
D2	Date
D3	Hours
D4	Minutes
D5	Seconds
D6	Day
	D1 D2 D3 D4 D5

4.14.6 TWR (FNC 167)

Mnemonic	Function	Operands	Program
Willemonic	Function	S	steps
TWR	Sets the real time clock to the value	T, C, D	TWR,
FNC 167	stored in a group of registers	Note: 7 consecutive devices	TWRP:
(Time Write)		are used.	5 steps

Contents:

The 7 data devices specified with the head address S are used to set a new current value of the real time clock.



The seven devices

Device	Meaning	Values		Device	Meaning
D10	Year	0~99	→	D8018	Year
D11	Month	1~12	→	D8017	Month
D12	Date	1~31	→	D8016	Date
D13	Hours	0~23	→	D8015	Hours
D14	Minutes	0~59	→	D8014	Minutes
D15	Seconds	0~59	→	D8013	Seconds
D16	Day	0(Sun)~6(Sat)	→	D8019	Day

Points to note:

This instruction removes the need to use M8015 during real time clock setting. When setting the time it is a good idea to set the source data to a time a number of minutes ahead and then drive the instruction when the real time reaches this value.

4.15 Gray Codes - FNC 170 to FNC 179

Contents:

GRY - Decimal to Gray Code FNC 170
GBIN - Gray Code to Decimal FNC 171

Not Available FNC 172 to 177

Symbols list:

D - Destination device.

S - Source device.

m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.15.1 GRY (FNC 170)

Mnemonic	Function	Operar	Program steps	
MITERIORIC	Function	S	D	Flogram steps
GRY	Calculates the	K, H, KnX, KnY,	KnY, KnM, KnS,	GRY,GRYP:
FNC 170	gray code value	KnM, KnS, T, C, D,	T, C, D, V, Z	5 steps
(Gray Code)	of an integer	V, Z		DGRY,DGRYP
				9 steps

Operation:

The binary integer value in S is converted to the GRAY CODE equivalent and stored at D.



Points to Note:

The nature of gray code numbers allows numeric values to be quickly output without the need for a strobing signal. For example, if the source data is continually incremented, the new output data can be set each program scan.

4.15.2 GBIN (FNC 171)

Mnemonic	Function	Operand	Program steps	
Millemonic	Function	S	D	Frogram steps
GBIN	Calculates the	K, H,	KnY, KnM,	GBIN,GBINP:
FNC 171	integer value of	KnX, KnY, KnM, KnS,	KnS,	5 steps
(Gray Code)	a gray code	T, C, D, V, Z	T, C, D, V, Z	DGBIN,DGBINP:
				9 steps

Operation:

The GRAY CODE value in S is converted to the normal binary equivalent and stored at D.



Points to Note:

This instruction can be used to read the value from a gray code encoder.

If the source is set to inputs X0 to X17 it is possible to speed up the reading time by adjusting the refresh filter with FNC 51 REFF.

4.16 Communication Codes - FNC 190 to FNC 199

Contents:

DTLK - Data Link FNC 190
RMIO - Remote IO FNC 191
TEXT OP07/08 TEXT FNC 192

Not Available FNC 193 to 199

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

- MSB Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.
- LSB Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D P A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.16.1 DTLK (FNC 190)

Mnemonic	Function	Operands	Program stops
Willemonic	Function	К	Program steps
DTLK	Setup a small	K,H:0,1	3 steps
FNC 190	network which	0: for built in RS485 port;	
(Data link)	enables PLC	1: for RS485 or RS232 expansion card	
	controlling other		
	15 PLCS.		

Operation:

This instruction F190 DTLK used by PLC can setup a small network which enables PLC controlling other 15 PLC.




While two communication ports are ready for DTLK, only one firstly enabled is available. Communication frame and baud rate is set through D8120 or D8320, which is controlled by the different port.


Both the port RS485/ RS232 expansion card (all type is available for expansion), RS485 port (only built-in port in H type) are available for Data Link. However, both of them can not be enabled simultaneously.

Item	Specification
Communication	EIA RS-485
standard	
Baud rate	9600bps ~ 307200bps
Number of slaves	Max 15 slaves
Related devices	D0 ~ D157 , M2000 ~ M3023
Data length for each	Max 64 bits+8 word
slave	
Communication cable	Insulated twisted cable, 2 lines type,
	Total length: 500m (76800bit/s),
	1km(38400bit/s)

Wiring:



- Note 1: SHL terminal should be 3 class ground or the production will be interrupted to error operation because of noise.
- Note 2: Branch of communication cable should not exceed 3.
- Note 3: R represents terminal resistor (120 Ω ,1/4W).



Related devices:

1) Special relays

Special	Feature	Function	Description	Respond
relays				from
M8400	Read-only	Master error	The relay will be on as master is	L
			error.	
M8401	Read-only	Slave 1 error	The relay will be on as slave 1 is	M/L
			error.	
M8402	Read-only	Slave 2 error	The relay will be on as slave 2 is	M/L
			error.	
M8414	Read-only	Slave 14 error	The relay will be on as slave 14 is	M/L
			error.	
M8415	Read-only	Slave 15 error	The relay will be on as slave 15 is	M/L
			error.	
M8416	Read-only	state	The relay will be on as DTLK is	M/L
			enabled.	
M8417	Read-only	Data Link	The relay will be on as expansion	M/L
		mode	card is in Data Link.	
M8418	Read-only	Data Link	The relay will be on as RS485 port	M/L
		mode	is in Data Link.	

2) Data register

<u> </u>	- (D	ъ .
Special	Feature	Function	Description	Respond
relays				from
D8173	Read-only	Address number	Saving its own address number	M/L
D8174	Read-only	The number of slaves	Saving the number of slaves	M/L
D8175	Read-only	Refreshing range	Saving refreshing range (Data Link)	M/L
D8176	Write	Slave address setting	Setting its own address number	M/L
D8177	Write	Slavers number setting	Setting the number of slaves	М
D8178	Write	Data Link setting	Setting refreshing range (Data Link)	М
D8179	Read/ write	Retry times	Setting retry timess	M
D8180	Read/ write	Time-out setting	Setting communication time-out (Time-Out)	М
D8401	Read-only		Saving current communication scan time	M/L
D8402	Read-only	Max communication scan time	Saving Max communication scan time	M/L
D8403	Read-only	Error times for master	Error times for master	L
D8404	Read-only	Error times for slave 1	Error times for slave 1	M/L
D8405	Read-only	Error times for slave 2	Error times for slave 2	M/L
D8411	Read-only	Error times for slave 8	Error times for slave 8	M/L
D8417	Read-only	Error times for slave 14	Error times for slave 14	M/L
D8418	Read-only	Error times for slave 15	Error times for slave 15	M/L
D8419	Read-only	Error code for master	Error code for master	L
D8420	Read-only	Error code for slave 1	Error code for slave 1	M/L
D8421	Read-only	Error code for slave 2	Error code for slave 2	M/L
D8427	Read-only	从 Error code for slave 8	从 Error code for slave 8	M/L
		•••		
D8433	Read-only	Error code for slave 14	Error code for slave 14	M/L
D8434	Read-only	Error code for slave 15	Error code for slave 15	M/L

Setting:

When the program is in operation, or TP 03 is power ON, all the setting for Data Link will take effect.

- 1) Setting the slaver address (D8176) Set $0 \sim 15$ to the special data register D8176, 0 is for master, and $1 \sim 15$ is for slave.
- 2) Setting the slavers number (D8177) Set 1 ~ 15 to the special data register D8177(default: 7). It is unnecessary for slavers The slavers number should be set according to different condition in order to raise the refreshing speed.

3) Setting the refresh range (D8178)

Set 0 ~ 2 to special data register D8178 (default: 0). It is unnecessary for slaves.

	D8178	0	1	2
Data Link m	ode	Mode 0	Mode 1	Mode 2
Refreshing Bit device (M)		0 point	32 point	64 point
range Word device (D)		4 point	4 point	8 point

The devices to be refreshed under different mode:

Address	Mode 0		Mode	e 1	Mode 2	
Address	(M)	(D)	(M)	(D)	(M)	(D)
No 0	-	D0~D3	M2000~M2031	D0~D3	M2000~M2063	D0~D7
No 1	-	D10~D13	M2064~M2095	D10~D13	M2064~M2127	D10~D17
No 2	-	D20~D23	M2128~M2159	D20~D23	M2128~M2191	D20~D27
No 3	-	D30~D33	M2192~M2223	D30~D33	M2192~M2255	D30~D37
No 4	•	D40~D43	M2256~M2287	D40~D43	M2256~M2319	D40~D47
No 5	1	D50~D53	M2320~M2351	D50~D53	M2320~M2383	D50~D57
No 6	1	D60~D63	M2384~M2415	D60~D63	M2384~M2447	D60~D67
No 7	1	D70~D73	M2448~M2479	D70~D73	M2448~M2511	D70~D77
No 8	1	D80~D83	M2512~M2543	D80~D83	M2512~M2575	D80~D87
No 9	1	D90~D93	M2576~M2607	D90~D93	M2576~M2639	D90~D97
No A	1	D100~D103	M2640~M2671	D100~D103	M2640~M2703	D100~D107
No B	1	D110~D113	M2704~M2735	D110~D113	M2704~M2767	D110~D117
No C	-	D120~D123	M2768~M2799	D120~D123	M2768~M2831	D120~D127
No D	-	D130~D133	M2832~M2863	D130~D133	M2832~M2895	D130~D137
No E	-	D140~D143	M2896~M2927	D140~D143	M2896~M2959	D140~D147
No F	-	D150~D153	M2960~M2991	D150~D153	M2960~M3023	D150~D157

4) setting retry times (D8179)


Set $0 \sim 10$ to special data register D8179 (default: 3). It is unnecessary for slaves. If the master retry communication with the slave for more than the set times, the slave will be in communication error.

5) setting time out (D8180)

Set $5 \sim 255$ to special data register D8180 (default: 5), the product of such value and 10 is the waiting time for communication time out (ms).

- 6) Current communication scan time (D8401)
 - The product of such value and 10 is the current communication scan time (ms).
- 7) Max communication scan time (D8402)

The example program for setting the said devices:



Error code:

When there is error, the special relays $M8400 \sim M8415$ will indicates the error condition and the error code will be stored in special data registers (D8419 ~ D8434).

Error	Error	Error addre ss	Check addre ss	Description	Check point
01H	Communication time out error	L	M	There is no responding as the master sends the request to slave and time out.	Wiring, power supply and run/ stop state
02H	Communication number error	L	M	Address is not set according to the certain relations between master and slave	Wiring
03H	Communication counting error	L	M	The data in communication counter does not conform to according to the certain relations between master and slave	Wiring
04H	Communication frame error	L	M, L	Communication frame of slave is error	Wiring and DTLK setting
11H	Communication over time error	M	L	After the slave responses to master, the master does not send another request to slavers.	Wiring, power supply and run/ stop state
14H	Communication frame error	М	L	Communication frame of master is error	Wiring and DTLK setting
21H	Without slave	L	L *1	Address in the net is wrong	Address setting
22H	Address error	L	L *1	Slave address does not comply with the certain relations between master and slave	Wiring
23H	Communication counting error	L	L *1	The data in communication counter does not conform to according to the certain relations between master and slave	Wiring
31H	Receiving communication parameter error	L	L *2	Master send request before the slave accepts the set parameter.	Wiring, power supply and run/ stop state
32H	Other error	L	L *1	Communication instruction error	Net setting

M: master L: slave


1: another slave 2: Individual slave Communication Timing Sequence and the Time Required for Transmission

- The communication for master-station and slave-stations is not synchronous with the scanning cycle of master-station.
- The master station will perform the linked data exchange and update the communication flag at the scan cycle after the communication completed.

Communication timing sequence diagram and communication delay diagram.

In Data Link net, there will be delay for receiving data. Please refer to following figure for communication timing sequence:

For example: the M2064 for slave 1 is controlled by X010. The state of M2064 will be sent to other nod of the net as the instruction DTLK is enabled.



The time required to complete transmission

In data-link mode, the time T required for the master-station to complete communication with all slave-station can be devised as follows (not spend the SCAN TIME of master-station):

$$T = Ta + Tc + [Tb + Tn + Tc + T0]*n1{ + [Tb + Tn + D8180*10]*n2};$$

T_a: the transmission time for master sending instruction for net configuration to

slave.

T_b: the transmission time for master sending instruction for data-exchange to slave.

T_c: the transmission time for the net exchanging data (differs from different DTLK mode).

 T_0 : the time for master detecting communication states (0~1 SCAN TIME)

 T_n : the time for slave detecting communication states (0~1 SCAN TIME)

(n1+n2): the number of DTLK slave set in master (D8177=1 \sim 15), n1: actual slave number, n2: the number of the slave which is not recognized by master (0 \sim 15). D8180 is timeout value.

Delay time:

Tu: the time required for PLC to detect the input status (max. 1 SACN TIME)

Tv: the time between the PLC received input state and program started to be scanned.

Tw: the time for operation result send out (max net scan time T);

Tx: the time between the data received and data written to registers (max. 1 scan time);

Ty: the time between program operated to output (1scan time);

Tz: output port delay

The transmission time under different Baud rate:

Baud Ta			Tc (ms)			
rate(bps)	(ms)	Tb(ms)	DTLK mode	DTLK mode	DTLK mode	
rate(bps)	(1115)		0	1	2	
9600	21.8	12.6	31.0	40.1	67.6	
19200	10.9	6.3	15.5	20.1	33.8	
38400	5.5	3.2	7.8	10.0	16.9	
57600	3.7	2.1	5.2	6.7	11.3	
76800	2.8	1.6	3.9	5.0	8.5	
128000	1.7	1.0	2.4	3.0	5.1	
153600	1.4	0.8	2.0	2.5	4.3	
307200	0.7	0.4	1.0	1.3	2.2	

4.16.2 RMIO (FNC 191)

Mnemonic	Function	Operands	Drogram etone	
Milemonic	Function	К	Program steps	
RMIO	setup a small	K, H:0,1	3 steps	
FNC 191	network which	0: for built in RS485 port ;		
(Remote IO)	enables PLC	1: for RS485 or RS232 expansion card		
	controlling other			
	4 PLCS.			

Operation:

This instruction F191 RMIO used by PLC can setup a small network which enables PLC controlling other 4 PLCs.




While two communication ports are ready for RMIO, only the one firstly enabled is available.

Communication frame and baud rate is set through D8120 or D8320, which is controlled by the different port.

- Note 1: When a PLC is set as a slave in RMIO mode, it is used as a expansion I/O for master and only RMIO instruction is available for operation.
- Note 2: As long as PLC as a slave in RMIO mode, only stop the operation of program can switch the RMIO to other mode.

In Remote I/O mode, the master PLC can control other 4 PLCs.



Item		Description			
standard	EIA RS4	85			
Baud rate	9600bps	~ 307200bps			
Number	May 4 al				
of slaves	Max 4 Si	Max 4 slave			
Related	Slave 1	Input: 36 points (M4200 ~ M4235); Output: 24point (M4600 ~ M4623)			
devices	Slave 2	Input: 36 points (M4240 ~ M4275); Output: 24point (M4624 ~ M4647)			
	Slave 3	Input: 36 points (M4280 ~ M4315); Output: 24point (M4648 ~ M4671)			
	Slave 4	Input: 36 points (M4320 ~ M4355); Output: 24point (M4672 ~ M4695)			
Cable	Insulated twisted cable, 2 lines type,				
	Total len	gth: 500m (76800bit/s), 1km(38400bit/s)			

Both the port RS485/ RS232 expansion card (all type is available for expansion), RS485 port (only built-in port in H type) are available for Data Link. However, both of them can not be enabled simultaneously.

Note: Only basic unit can be set as a slave in RMIO mode.

Related devices:

1) Special relays

Special	Feature	Function	Description	Respond
relays				from
M8335	Read only	Communication	ON as RMIO communication	M/L
100000	Read Offig	state	is enabled	
M8336	Read only	Master error	ON as master error	L
M8337	Read only	Slave 1 error	On as slave 1 error	M/L
M8338	Read only	Slave 2 error	On as slave 2 error	M/L
M8339	Read only	Slave 3 error	On as slave 3 error	M/L
M8340	Read only	Slave 4 error	On as slave 4 error	M/L
M8341	Dood only	RMIO mode	Expansion card is in RMIO	M/L
1010341	Read only	mode		
M8342	Read only	RMIO mode	RS485 port is in RMIO mode	M/L

2) Data register D

Special	Feature	Function	Description	Respond
relays				from
D8373	Read only	Address number	Saving its own address number	M/L
D8374	Read only	The number of slaves	Saving the number of slaves	M/L
D8376	Write	Address number setting	Setting its own address number	M/L
D8377	Write	Setting the number of slaves	setting the number of slaves	М
D8379	Read/write	Retry times	Setting retry times	М
D8380	Read/write	Time-out setting	Setting communication time-out (Time-Out)	M/L
D8331	Read only	Current communication scan time	Saving current communication scan time	М
D8332	Read only	Max communication scan time	Saving Max communication scan time	М
D8333	Read only	Master error times	Master error times	L
D8334	Read only	Slave 1 error times	Slave 1 error times	M/L
D8335	Read only	Slave 2 error times	Slave 2 error times	M/L
D8336	Read only	Slave 3 error times	Slave 3 error times	M/L
D8337	Read only	Slave 4 error times	Slave 4 error times	M/L
D8338	Read only	Master error code	Master error code	L
D8339	Read only	Slave 1 error code	Slave 1 error code	M/L
D8340	Read only	Slave 2 error code	Slave 2 error code	M/L
D8341	Read only	Slave 3 error code	Slave 3 error code	M/L
D8342	Read only	Slave 4 error code	Slave 4 error code	M/L


Setting:

When the program is in operation, or PLC is power ON, all the setting for Remote I/O will take effect.


- 1) Setting the slaver address (D8376)
 Set 0 ~ 4 to the special data register D8376, 0 is for master, and 1 ~ 4 is for slave.
- 2) Setting the slavers number (D8377) Set 1 ~ 4 to the special data register D8377(default: 4). It is unnecessary for slavers The slavers number should be set according to different condition in order to raise the refreshing speed.

The related devices for Remote I/O:

In Remote I/O mode, the related devices for master:




Wiring:



• Note 1: SHL terminal should be 3 class ground or the production will be interrupted to error operation because of noise.

- Note 2: Branch of communication cable should not exceed 3.
- Note 3: R represents terminal resistor (120Ω,1/4W).

Communication sequence and the time required for transmission



The Time Required for Transmission

The communication of master-station to slave-station, the data exchange of remote I/O and the update of communication flag are synchronous with the scan cycle of master station. The process (1 communication period) will increase the SCAN TIME of master-station When there is error in communication between master and slave, Remote I/O communication and PLC operation will stop and enter abnormal condition.

When an error occurs on the communication between the master station and slave-station, the remote I/O communication and PLC operation will be stopped and enter error mode. Besides, all communication flag of master-station and slave-station are set to OFF. Possible cause of error is as follows:


- ① CRC error
- 2 Slave in STOP mode or ERROR mode
- 3 Slave not connected or connection wire broken

When the master-station is in STOP mode or ERROR mode, it will not communicate with any slave-station. The settings for communication format between master and slave are not same.

Communication sequence for slave

The communication of slave to master is asynchronous with the scan time of slave.

After communication between master and slave is finished, the Remote I/O data and communication flag will be refreshed, which will last about 0.2ms.



The time required for transmission


In remote I/O mode, the time T (the communication period, this period will be included in the master station SCAN TIME) required for master-station to complete the communication with all slave-stations is as follows:

Baud	Communication	Time out,	Communication	Normal
Rate	time for each	t (ms)	time for master,	communication
(bps)	slave, Tn (ms)		T(ms)	time for master
				and 4 slaves
				(ms)
9600	42	D8380*10	Tn*n1 + t*n2	168
19200	21		(n1: normal slave	84
38400	11		number; n2:	44
57600	7		slave number for	28
76800	6		time out)	24
128000	4			16
153600	3			12
307200	2			8

If there is communication error in slave, the communication time will be increased repeatedly (Tn will be added to the time for each error)

Delay time:

When the remote I/O is receiving data, there will be some delay as in the following figure.



T1: delay for input (response time for OFF to ON)

T2: time for master writing data to coil register (max 1 scan time)

T3: program operation and output time

T4: time between the slave received data to output terminal

T5: delay for output (response time for ON to OFF)

Error code:

When there is error, the special relays M8400 ~ M8415 will indicates the error condition and the error code will be stored in special data registers (D8419 ~ D8434).

Error	Error	Error addre	Check addre	Description	Check point
couc		SS	SS		
01H	Communication	L	М	There is no responding as the	Wiring, power
	time out error			master sends the request to	supply and run/
				slave and time out.	stop state
02H	Communication	L	М	Address is not set according to	Wiring
	number error			the certain relations between	
				master and slave	
03H	Communication	L	М	The data in communication	Wiring
	counting error			counter does not conform to	
				according to the certain relations	
				between master and slave	
04H	Communication	L	M, L	Communication frame of slave is	Wiring and
	frame error			error	RMIO setting
11H	Communication	М	L	After the slave responses to	Wiring, power
	over time error			master, the master does not	supply and run/
				send another request to slavers.	stop state
14H	Communication	М	L	Communication frame of master	Wiring and
	frame error			is error	RMIO setting
21H	Without slave	L	L *1	Address in the net is wrong	Address setting
22H	Address error	L	L *1	Slave address does not comply	Wiring
				with the certain relations	
				between master and slave	
23H	Communication	L	L *1	The data in communication	Wiring
	counting error			counter does not conform to	
				according to the certain relations	
				between master and slave	
24H	Communication	L	L *1	Communication frame of slave is	Wiring and
	frame error			error	RMIO setting

M: master

L: slave

*1: another slave

4.16.3 TEXT (FNC 192)

Mnemonic	Function		Program stone		
Millernonic	Function	D	S	n	Program steps
TEXT	display text			K, H: 1,2	7 steps
FNC 192	(including register data) on	D	D		
	the P07/08 LCD				

Operation:

This instruction should be used with OP07/08. After F192 is enabled, the value 13 will be written to data register D8284, after OP07/08 saving the '13' in D8284, the value 13 also will be written to D8285 by OP07/08 itself



As F192 is enabled, the certain text file will be saved to D8280 and D8281 (D8280 is for the file to be displayed in the first line of OP07/08, D8281 is for the second one) and the value to be displayed will be saved toD8295 and D8296.


The value in D8295 will be displayed in the '#'position of the first line, while the value in D8296 of the second line.

When there is '?' on LCD, you can input data, the input data for first line will be saved in the D register (Number =value in D8295 + 1). As for the second line, the input data in position '?' will be saved in D register (Number =value in D8296 + 1).

'#' and '?' can be placed anywhere in the text file. However, only the former 5 ones can be set as inputs or outputs.


Example:

⊏xamp	iie.																				
LCD	1	2	3	4	5	6	7	8	9	10	11	12	13	14	4 1	5	16	17	18	19	20
position																					
Text file	e 1 :																				
D	20	00	20	01	20	02	20	03	20	04	200)5	200	6	200	07	2	800	20	009	
register																					
Content	L	е	n	g	t	h		:		#	#		#	#	#		С	m	1		
Text file 2:																					
D	201	10	20	11	20	12	20	13	20	14	20	15	201	6	20	17	2	018	20	019	
register																					
Content	W	е	i	g	t	h		:		#	#		#	#	#		k	g			
Text file	Text file 3:																				
D	202	20	20	21	20	22	20	23	20	24	202	25	202	6	202	27	2	028	20)29	
register																					
Content	U	n	i	t		р	r	i	С	е		:		\$?	?	?	?	?		



Description:

- 1, X000 ON, 2 will be moved to D200 while 12345 will be moved to D300;
- 2 , when M100 is ON, TEXT instruction is enabled. D8284 defaults 13 , D200 will be written to D8280; 300 to D8285. Then OP07/08 will enter F192 mode.
- 3 , F192 will operate for the first time. As D8280 = D200 = 2, OP07/08 will display the file 2 on the first line of LCD. Because there is a '#' in the file 2, 12345 in D300 will be displayed in the place of '#'.



Description:

- 1, X000 ON, 2 will be moved to D200 while 12345 will be moved to D300;
- 2 , When M100 is ON, TEXT instruction is enabled. D8284 defaults 13 , D200 will be written to D8280; sum of data in D200 and 1 will be written to D8281, 300 to D8285, D8286. Then OP07/08 will enter F192 mode.
- 3, F192 will operate for the first time. As D8280 = D200 = 2, D8281=3, OP07/08 will display the file 2 on the first line of LCD and file 3 on the second line. Moreover, 12345 in D300 will be displayed in the place of '#' and the input data by the keys will be stored in D301.

4.17 Inline Comparisons - FNC 220 to FNC 249

Contents:

LD - LD compare FNC 224 to 230
AND - AND compare FNC 232 to 238
OR - OR compare FNC 240 to 246

Symbols list:

- D Destination device.
- S Source device.
- m, n- Number of active devices, bits or an operational constant.

Additional numeric suffixes will be attached if there are more than one operand with the same function e.g. D₁, S₃ or for lists/tabled devices D₃₊₀, S₊₉ etc.

MSB - Most Significant Bit, sometimes used to indicate the mathematical sign of a number, i.e. positive = 0, and negative = 1.

LSB - Least Significant Bit.

Instruction modifications:

- An instruction operating in 16 bit mode, where identifies the instruction mnemonic.
- P A 16 bit mode instruction modified to use pulse (single) operation.
- D An instruction modified to operate in 32 bit operation.
- D A 32 bit mode instruction modified to use pulse (single) operation.
 - A repetitive instruction which will change the destination value on every scan unless modified by the pulse function.
 - An operand which cannot be indexed, i.e. The addition of V or Z is either invalid or will have no effect to the value of the operand.

4.17.1 LD compare (FNC 224 to 230)


Mnemonic	Function	Opera	Program	
winemonic	Function	S	D	steps
LD	Initial comparison	K,H, KnX, KnY, KnI	LD :	
(LoaD compare)	contact. Active when the	KnS, T, C, D, V, Z		5 steps
where is $=$, $>$,	comparison S1 S2 is			DLD :
<, <>, ,	true			9 steps

Operation:

The value of S₁ and S₂ are tested according to the comparison of the instruction. If the comparison is true then the LD contact is active. If the comparison is false then the LD contact is not active.

Points to note:

The LD comparison functions can



be placed anywhere in a program that a standard LD instruction can be placed. I.e., it always starts a new block.

F No	16 bit	32 bit	Active when	Inactive when
224	LD=	D LD=	S1=S2	S1 S2
225	LD>	D LD>	S1>S2	S1 S2
226	LD<	D LD<	S1 <s2< td=""><td>S1 S2</td></s2<>	S1 S2
228	LD<>	D LD<>	S1 S2	S1=S2
229	LD	D LD	S1 S2	S>1S2
230	LD	D LD	S1 S2	S1 <s2< td=""></s2<>

4.17.2 AND compare (FNC 232 to 238)


Mnemonic	Function	Opera	Program	
winemonic	Function	S	D	steps
AND	Serial comparison	K,H, KnX, KnY, KnI	AND :	
(AND compare)	contact. Active when the	KnS, T, C, D, V, Z		5 steps
where is $=$, $>$,	comparison S1 S2 is			DAND :
<, <>, ≤, ≥	true.			9 steps

Operation:

The value of S₁ and S₂ are tested according to the comparison of the instruction. If the comparison is true then the AND contact is active. If the comparison is false then the AND contact is not active.

Points to note:

The AND comparison functions can be placed anywhere in a program that a



standard AND instruction can be placed. I.e., it is a serial connection contact.


F No	16 bit	32 bit	Active when	Inactive when
232	AND=	D AND =	S1=S2	S1 S2
233	AND >	D AND >	S1>S2	S1 S2
234	AND <	D AND <	S1 <s2< td=""><td>S1 S2</td></s2<>	S1 S2
236	AND<>	D AND<>	S1 S2	S1=S2
237	AND	D AND	S1 S2	S>1S2
238	AND	D AND	S1 S2	S1 <s2< td=""></s2<>

4.17.3 OR compare (FNC 240 to 246)

Mnemonic	Function	Ope	Program	
Millemonic	Function	S	D	steps
OR	Parallel Comparison contact.	K,H, KnX, KnY	, KnM,	OR :
(OR compare)	Active when the comparison	KnS, T, C, D, V	′, Z	5 steps
where is $=$, $>$, $<$,	S1 S2 is true.			DOR :
<>, ≤, ≥				9 steps

Operation:

The value of S₁ and S₂ are tested according to the comparison of the instruction. If the comparison is true then the OR contact is active. If the comparison is false then the OR contact is not active.



Points to note:

The OR comparison functions can be placed anywhere in a program that a standard OR instruction can be placed. I.e., it is a parallel connection contact.

F No	16 bit	32 bit	Active when	Inactive when
240	OR=	D OR=	S1=S2	S1 S2
241	OR>	D OR>	S1>S2	S1 S2
242	OR<	D OR<	S1 <s2< td=""><td>S1 S2</td></s2<>	S1 S2
244	OR<>	D OR<>	S1 S2	S1=S2
245	OR	D OR	S1 S2	S>1S2
246	OR	D OR	S1 S2	S1 <s2< td=""></s2<>

5	Specia	al relay	2
	5.1	PC status (M)	2
	5.2	Clock device (M)	2
	5.3	Operation flags (M)	3
	5.4	PC status (D)	3
	5.5	RTC (D)	3
	5.6	PC operation mode (M)	4
	5.7	PC mode (D)	5
	5.8	Step ladder flagss (M)	6
	5.9	Step ladder flags (D)	6
	5.10	Interruption disable (M)	7
	5.11	UP/DOWN counting set device (M)	7
	5.12	Register capacity (D)	8
	5.13	Devices (M)	9
	5.14	Error detection (D)	9
	5.15	Communication and link (M) I	9
	5.16	Communication and link (D) I	10

5 Special relay

5.1 PC status (M)

Device	Function	Operation
No.		
8000	RUN monitor	RUN input
	(NO contact)	
8001	RUN monitor	M8061
	(NC contact)	
8002	Initial pulse	M8000 L L
	(NO contact)	M8001
8003	Initial pulse	М8002 П П
	(NC contact)	W0002
		M8003
8004	Error occurrence	ON when one or more flags of
		M8060,8061,M8063~8067 are ON
8005	Battery voltage too low	ON when battery voltage is too low.
8006	Latch for batter low	ON when battery voltage is too low.
	voltage	OFF when a new battery is installed.

5.2 Clock device (M)

Device No.	Function	Operation
8010		
8011	10ms period oscillator	5ms ON/5ms OFF
8012	100ms period oscillator	50ms ON/50ms OFF
8013	1s period oscillator	0.5s ON/0.5s OFF
8014	1min period oscillator	30s ON/30s OFF
8015	Clock stop and set	Stop timing and reset the clock
8016	Stop displaying clock time	Stop displaying clock time
8017	+/-30s offset	+/-30 s offset for internal time
8018	RTC detection	Check whether RTC is enabled.
8019	RTC error	Clock is set out of the range.

5.3 Operation flags (M)

Device No.	Function	Operation
8020	Zero	On when the result of add or subtract is 0
8021	Borrow	On when the result of subtract is smaller than the
		minimum negative number of the system
8022	Carry	ON when the result of add should be carry
8023		
8024	BMOV direction	(F15) 0: forward,1:reverse
8026	RAMP mode	(F67)0: reset, 1: keep
8027	PR mode	(F77) 0: 8bytes;1: 16bytes
8029	Instruction execution ends	ON when the instruction as DSW(F72) is finished

5.4 PC status (D)

Device No.	Function	Operation
8001	TP03 type	0x
8002	Version	0x100 represents 1.00 version
8003	ID number	Read only
8004	Error code	
8005	Warn code	
8006	Program	
	capacity	

5.5 RTC (D)

Device	Function	Operation
No.		
8010	Present scan time(0.1ms	
	unit)	
8011	Min scan time	
8012	Max scan time	
8013	Second (0~59)	
8014	Minute (0~59)	
8015	Hour	
8016	Day	
8017	Month	
8018	Year (00~99)	
8019	Week	

5.6 PC operation mode (M)

Device	Function	Operation
No.		
8031	Non-retentive register all clear(when	When M8031 ON, the ON/ OFF status
	executing END instruction)	Y/M/S/T/C and present value of T/C/D are
		reset. However, special Data register will
		not be cleared.
8032	Retentive register all clear(when executing	When M8032 ON, the retentive registers are
	END instruction)	reset.
8033	Register hold in stop mode note:1	Saving mode for Register
		0: STOP→RUN, TP03 saves according to
		requirement
		1: STOP→RUN,TP03 saves all data
8034	Output prohibit	1: output 0; 0: output Y
8035	Enforced operation mode	
8036	Enforced Run instruction	
8037	Enforced Stop instruction	
8039	Constant scan mode	1: ENABLE; 0: DISABLE
		This register will not be initiated in Power
		ON.

Note 1: In the following table, the column 'Latch from' and 'Latch end' can be modified inside the set range. 0: saving according to the requirement you set. 1: saving all the data regardless of the set requirements or set range.

Device	Mnemonic	Point	Start	End	Latch	Latch	Latch set
					from	end	range
Supplementary relay	M	3072	0	3071	500	1023	0-1023
State	S	1000	0	999	500	999	0-999
Timer	Т	256	0	255			
Counter 16bit	С	500	0	199	100	199	0-199
Counter 32bit	С	56	200	255	200	255	200-255
Data register	D	8000	0	7999	200	511	0-511

5.7 PC mode (D)

Device	Function	Operation
No.		
8039	Constant scan time	Default: 0, unit: ms

5.8 Step ladder flagss (M)

Device	Function	Operation
No.		
8040	STL transfer disable	M8040 ON, STL transfer is disabled.
8041	STL transfer start	When M8041 ON, STL state transfer is enabled in automatic
		operation
8046	STL state ON	When M8047 is ON and any one of S0~S899 is on, M8064 will
		be ON.
8047	Enable STL monitor	As long as M8047 is ON, D8040~D8047 are enabled.
8048	Annunciator ON	IVM8049 ON, and any one of S900~S999 is on, M8048 will be
		ON
8049	Enable Annunciator	M8049 ON, D8049 is enabled.

5.9 Step ladder flags (D)

Device	Function	Operation
No.		
8040	Address for ON State	
8041		
8042		
8043		
8044		
8045		
8046		
8047		
8048		
8049	The minimum address for ON	
	State among (S900 ~ S999)	

5.10 Interruption disable (M)

Device No.	Function	Operation
8050	Input interruption disable(I00x)	
8051	Input interruption disable(I10x)	
8052	Input interruption disable(I20x)	
8053	Input interruption disable(I30x)	
8054	Input interruption disable(I40x)	
8055	Input interruption disable(I50x)	
8056	Timing interruption disable(I6xx)	
8057	Timing interruption disable(I7xx)	
8058	Timing interruption disable(I8xx)	
8059	Counting interruption disable	I010~I060 interruption disable

5.11 UP/DOWN counting set device (M)

Device No.	Function	Operation	
8200	UP/DOWN counting set for C200		
8201	UP/DOWN counting set for C201		
8202	UP/DOWN counting set for C202		
8203	UP/DOWN counting set for C203		
8204	UP/DOWN counting set for C204		
8205	UP/DOWN counting set for C205		
8206	UP/DOWN counting set for C206		
8207	UP/DOWN counting set for C207		
8208	UP/DOWN counting set for C208		
8209	UP/DOWN counting set for C209		
8210	UP/DOWN counting set for C210		
8211	UP/DOWN counting set for C211		
8212	UP/DOWN counting set for C212		
8213	UP/DOWN counting set for C213		
8214	UP/DOWN counting set for C214		
8215	UP/DOWN counting set for C215		
8216	UP/DOWN counting set for C216		
8217	UP/DOWN counting set for C217		
8218	UP/DOWN counting set for C218		
8219	UP/DOWN counting set for C219		
8220	UP/DOWN counting set for C220		
8221	UP/DOWN counting set for C221		
8222	UP/DOWN counting set for C222		

8223	UP/DOWN counting set for C223	
8224	UP/DOWN counting set for C224	
8225	UP/DOWN counting set for C225	
8226	UP/DOWN counting set for C226	
8227	UP/DOWN counting set for C227	
8228	UP/DOWN counting set for C228	
8229	UP/DOWN counting set for C229	
8230	UP/DOWN counting set for C230	
8231	UP/DOWN counting set for C231	
8232	UP/DOWN counting set for C232	
8233	UP/DOWN counting set for C233	
8234	UP/DOWN counting set for C234	
8241	UP/DOWN counting set for C241	
8242	UP/DOWN counting set for C242	
8243	UP/DOWN counting set for C243	
8244	UP/DOWN counting set for C244	
8245	UP/DOWN counting set for C245	
8246	UP/DOWN counting set for C246	
8247	UP/DOWN counting set for C247	
8248	UP/DOWN counting set for C248	
8249	UP/DOWN counting set for C249	
8250	UP/DOWN counting set for C250	
8251	UP/DOWN counting monitor for C251	
8252	UP/DOWN counting set for C252	
8253	UP/DOWN counting monitor for C253	
8254	UP/DOWN counting set for C254	
8255	UP/DOWN counting set for C255	

5.12 Register capacity (D)

Device No.	Function	Operation
8102	Data register content	

5.13 Devices (M)

Device	Function	Operation
No.		
8061	PLC hardware check	PLC hardware error
8064	Parameter check	
8065	Syntax check	
8066	Program check	
8067	Operation check	
8068	Operation error latch	
8109	Output update check	
M8069	I/O bus check	

5.14 Error detection (D)

Device	Function	Operation
No.		
8061	Error code	
8063	Error code	
8064	Error code	
8065	Error code	
8066	Error code	
8067	Error code	
8068	Error code	
8109	Address of Y in output update error	

5.15 Communication and link (M) I

For RS485 port

Device No.	Function	Operation
8121	RS485 communication port send data is ready	RS, MBUS
8122	RS485 communication port sending flag	RS, MBUS
8123	RS485 communication port receiving data end	RS, MBUS
	flag	
8124	RS485 communication port MBUS	MBUS

	instruc	ction error			
8129	RS485	communication	port	communication	RS, MBUS
	over tin	ne.			

For expansion communication port

Device No.	Function	Operation
8321	Expansion communication port send data is	RS,MBUS
	ready	
8322	Expansion communication port sending flag	RS,MBUS
8323	Expansion communication port receiving data	RS,MBUS
	end flag	
8324	Expansion communication port MBUS	MBUS
	instruction error	
8329	Expansion communication port communication	RS,MBUS
	over time.	

For RMIO

Device	Function	Operation
No.		
8335	RMIO data in transmission	
8336	RMIO data transmission error (master)	
8337	RMIO data transmission error (slave 1)	
8338	RMIO data transmission error (slave 2)	
8339	RMIO data transmission error (slave 3)	
8340	RMIO data transmission error (slave 4)	
8341	Expansion communication port is under RMIO	
8342	RS 485 communication port is under RMIO	

5.16 Communication and link (D) I

For RS485 port

Device No.	Function	Operation
8120	Communication format	RS485 communication port 89Hex
8121	Address	Read-only default: 01
8122	Remaining data number of RS485	
	sending data	
8123	Number of RS485 Data	
	received	
8124	Start character	RS485 communication port, RS instruction 02Hex
8125	End character	RS485 communication port, RS instruction 03Hex
8129	Communication watchdog time	RS485 communication port, RS and MBUS instruction

For expansion communication port

Device No.	Function	Operation
8320	Communication format	Expansion communication port (RS485/RS232) 89Hex
8321	Address	PC/PDA communication port 89HEx
8322	Remaining data number of sending data	Expansion communication port
8323	Number of RS485 Data received	Expansion communication port
8324	Start character	Expansion communication port, RS instruction 02Hex
8325	End character	Expansion communication port RS instruction 03Hex
8329	Communication watchdog time	Expansion communication port (RS and MBUS)

For RMIO

Device No.	Function	Operation
8373	RMIO slave setting state	
8374	RMIO slave setting	
8376	RMIO slave	
8377	RMIO slave number setting	
8379	RMIO retry times	
8380	RMIO monitor time	
8331	Current scan time	
8332	Max scan time	
8333	Error counting number (master)	
8334	Error counting number (slave 1)	
8335	Error counting number (slave 2)	
8336	Error counting number (slave 3)	
8337	Error counting number (slave 4)	
8338	Error code (master)	
8339	Error code (slave 1)	
8340	Error code (slave 2)	
8341	Error code (slave 3)	
8342	Error code (slave 4)	

5.1 Communication and link (M) II

DTLK

Device No.	Function	Operation
8400	Data sending error (master)	
8401	Data sending error(slave 1)	
8402	Data sending error(slave 2)	
8403	Data sending error(slave 3)	
8404	Data sending error(slave 4)	
8405	Data sending error(slave 5)	
8406	Data sending error(slave 6)	
8407	Data sending error(slave 7)	
8408	Data sending error(slave 8)	
8409	Data sending error(slave 9)	
8410	Data sending error(slave 10)	
8411	Data sending error(slave 11)	
8412	Data sending error(slave 1 2)	
8413	Data sending error (slave 13)	
8414	Data sending error(slave 14)	
8415	Data sending error(slave 15)	
8416	Data sending	
8417	Expansion communication port is set as DTLK	
8418	RS485 port is set as DTLK	

5.2 Communication and link (D) II

DTLK

8173	Set state of master	Data Link
8174	Set state of slave	Data Link
8175	Set state of refresh range	Data Link
8176	set Master address	Data Link
8177	set Slaver address	Data Link
8178	set Refresh range	Data Link
8179	Retry times	Data Link
8180	Monitor time	Data Link
8401	Current scan time	
8402	Max scan time	
8403	Error counting number (master)	
8404	Error counting number (slave1)	
8405	Error counting number (slave2)	
8406	Error counting number (slave3)	
8407	Error counting number (slave4)	
8408	Error counting number (slave5)	
8409	Error counting number (slave6)	
8410	Error counting number (slave7)	

8411	Error counting number (slave8)
8412	Error counting number (slave9)
8413	Error counting number (slave10)
8414	Error counting number (slave11)
8415	Error counting number (slave12)
8416	Error counting number (slave13)
8417	Error counting number (slave14)
8418	Error counting number (slave15)
8419	Error code (master)
8420	Error code (slave 1)
8421	Error code (slave2)
8422	Error code (slave3)
8423	Error code (slave4)
8424	Error code (slave5)
8425	Error code (slave6)
8426	Error code (slave7)
8427	Error code (slave8)
8428	Error code (slave9)
8429	Error code (slave10)
8430	Error code (slave11)
8431	Error code (slave12)
8432	Error code (slave13)
8433	Error code (slave14)
8434	Error code (slave15)

5.3 High speed and position (M)

8130	F55(HSZ) High speed counter zone
	compare mode
8131	Finish flag for F55
8132	F55(HSZ),F57(PLSY) speed mode
8133	F55,F57 performing end flag
8134	Reserved
8135	Reserved
8136	Reserved
8137	Reserved
8138	Reserved
8139	Reserved
8140	FNC156(ZRN)CLR signal output enable
8141	Reserved
8142	Reserved
8143	Reserved
8144	Reserved
8145	Y000 pulse output stops
8146	Y001 pulse output stops
8147	Y000 pulse output monitoring (busy/read)
8148	Y001 pulse output monitoring (busy/read)
8149	Reserved

5.4 Expansion (M)

8158	Reserved
8159	Reserved
8160	F17(XCH) SWAP
8161	8 octal processing mode (76,80,83,87,84)
8162	High speed parallel link mode
8163	
8164	
8165	Reserved
8166	Reserved
8167	F71(HKY)HEX data processing
8168	F13(SMOV)DE HEX processing
8169	

5.5 High speed and position (D)

8130	High speed counter zone compare	
8131	Contains the number of the current record being	
	processed in the HSZ comparison table when	
	the PLSY operation has been enabled	
8132	Frequency (HSZ, PLSY)	
8133		
8134	Target pulse	
8135		
8136	Accumulated value for output pulse of Y000 and	
	Y001	
8137		
8138		
8139		
8140	F57, 59(PLSR), Accumulated value for output	
	pulse of Y000 or present value of position	
	instruction.	
8141		
8142	F57, 59(PLSR), Accumulated value for output	
	pulse of Y001 or present value of position	
	instruction.	
8143		
8144		
8145	Offset speed for F156,F158,F159	
8146	Fastest speed	
8147		
8148	Initial value	
8149		

5.6 OP07/08 (M)

		1
8280	0 Key F1	
8281	21 Key F2	
8282	22 Key F3	
8283	3 Key F4	
8284	44 Key F5	
8285	75 Key F6	
8286	66 Key F7	
8287	77 Key F8	
8288	8 Key F9	
8289	9 Key F10	
8290	00 Key F11	
8291	01 Key F12	
8292	22 Up	
8293	Down	
8294	4 Left	
8295	75 Right	
8296	6 Key TMR	
8297	77 Key CNT	
8298	8 Key ENT	
8299	9 Key MOD1	
8300	00 Key MOD2	
8301	1 Key ESC	
8302	Reserved	
8303	Reserved	

5.7 OP07/08 (D)

8280	First line content defaulted
8281	Second line content defaulted
8282	First line content user defined
8283	First line content user defined
8284	OP07/08 display mode setting
8285	OP07/08 present display mode
8286	OP07/08 display number range
8287	Error code
8288	
8289	Present number for timer mode
8290	Present number for Counter mode
8291	Present number for user mode1
8292	Present number for user mode2
8293	Present number for user mode3
8294	Present number for user mode4
8295	First line content for F192 mode
8296	Second line content for F192 mode
8297	Data format set 1
8298	Data format set 2
8299	Data format set 3
8300	Data format set 4

5.8 AD/DA (M)

8257	Total quantity of AD modules is wrong	
8258	Total quantity of DA module channel is wrong	

5.9 AD/DA (D)

0256	TD02 4AD number	
8256	TP02-4AD number	
8257	TP03-AD number (0~7)	
8258	TP02-2DA channels (0, 2)	
8259	TP03-DA channel (0~8)	
8260	AD filter mode	
8261	AD1 ~ 4 channel mode set	
8262	AD5 ~ 8 channel mode set	
8263	AD9 ~ 12 channel mode set	
8264	AD13 ~ 16 channel mode set	
8265	AD17 ~ 20 channel mode set	
8266	AD21 ~ 24 channel mode set	
8267	AD25 ~ 28 channel mode set	
8268	AD29 ~ 32 channel mode set	
8269	AD33 ~ 36 channel mode set	
8270	AD37 ~ 40 channel mode set	
8271	AD41 ~ 44 channel mode set	
8272	AD45 ~ 48 channel mode set	
8273	AD49 ~ 52 channel mode set	
8274	AD53 ~ 56 channel mode set	
8275	AD57 ~ 60 channel mode set	
8276	Reserved	
8277	DA1 ~ 4 channel mode set	
8278	DA5 ~ 8 channel mode set	
8279	DA9 ~ 10 channel mode set	
8381	DA channel 1data	
8382	DA channel 2data	
8383	DA channel 3data	
8384	DA channel 4data	
8385	DA channel 5data	
8386	DA channel 6 data	
8387	DA channel 7 data	
8388	DA channel 8 data	
		I

0200	D. 1. 10.1.	
8389	DA channel 9 data	
8390	DA channel 10 data	
8436	AD channel 1 data	
8437	AD channel 2 data	
8438	AD channel 3 data	
8439	AD channel 4 data	
8440	AD channel 5 data	
8441	AD channel 6 data	
8442	AD channel 7 data	
8443	AD channel 8 data	
8444	AD channel 9 data	
8445	AD channel 10 data	
8446	AD channel 11 data	
8447	AD channel 12 data	
8448	AD channel 13 data	
8449	AD channel 14 data	
8450	AD channel 15 data	
8451	AD channel 16 data	
8452	AD channel 17 data	
8453	AD channel 18 data	
8454	AD channel 19 data	
8455	AD channel 20 data	
8456	AD channel 21 data	
8457	AD channel 22 data	
8458	AD channel 23 data	
8459	AD channel 24 data	
8460	AD channel 25 data	
8461	AD channel 26 data	
8462	AD channel 27 data	
8463	AD channel 28 data	
8464	AD channel 29 data	
8465	AD channel 30 data	
8466	AD channel 31 data	
8467	AD channel 32 data	
8468	AD channel 33 data	
8469	AD channel 34 data	
8470	AD channel 35 data	
8471	AD channel 36 data	
8472	AD channel 37 data	
8473	AD channel 38 data	
8474	AD channel 39 data	
8475	AD channel 40 data	

8476 AD channel 41 data 8477 AD channel 42 data 8478 AD channel 43 data 8479 AD channel 44 data 8480 AD channel 45 data 8481 AD channel 46 data 8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 50 data 8485 AD channel 51 data 8486 AD channel 52 data 8487 AD channel 53 data 8488 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data 8495 AD channel 60 data			
8478 AD channel 43 data 8479 AD channel 44 data 8480 AD channel 45 data 8481 AD channel 46 data 8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 55 data 8490 AD channel 56 data 8491 AD channel 57 data 8492 AD channel 58 data 8493 AD channel 59 data	8476	AD channel 41 data	
8479 AD channel 44 data 8480 AD channel 45 data 8481 AD channel 46 data 8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 57 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8477	AD channel 42 data	
8480 AD channel 45 data 8481 AD channel 46 data 8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8478	AD channel 43 data	
8481 AD channel 46 data 8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8479	AD channel 44 data	
8482 AD channel 47 data 8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8480	AD channel 45 data	
8483 AD channel 48 data 8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8481	AD channel 46 data	
8484 AD channel 49 data 8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8482	AD channel 47 data	
8485 AD channel 50 data 8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8483	AD channel 48 data	
8486 AD channel 51 data 8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8484	AD channel 49 data	
8487 AD channel 52 data 8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8485	AD channel 50 data	
8488 AD channel 53 data 8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8486	AD channel 51 data	
8489 AD channel 54 data 8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8487	AD channel 52 data	
8490 AD channel 55 data 8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8488	AD channel 53 data	
8491 AD channel 56 data 8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8489	AD channel 54 data	
8492 AD channel 57 data 8493 AD channel 58 data 8494 AD channel 59 data	8490	AD channel 55 data	
8493 AD channel 58 data 8494 AD channel 59 data	8491	AD channel 56 data	
8494 AD channel 59 data	8492	AD channel 57 data	
	8493	AD channel 58 data	
8495 AD channel 60 data	8494	AD channel 59 data	
	8495	AD channel 60 data	

6 Execution Times

6.1 Basic Instructions

Mnemonic	Object Devices	Steps	Execution Time in u sec		
Willemonic	Object Devices	Steps	ON	OFF	
LD		1			
LDI					
AND	X,Y,M,S,T,C				
ANI	Special M				
OR					
ORI					
LDP					
LDF					
ANP	VVMCTC	4			
ANF	X,Y,M,S,T,C	1			
ORP					
ORF					
ANB					
ORB					
MPS	Nataus Caabla	,			
MRD	Not applicable	1			
MPP					
INV					
MC	Nest level M,Y	3			
MCR	Nest level	2			
NOP	Not applicable	1			
END	Not applicable	1			
STL	S	1			
RET	Not applicable	1			
	Y,M	1			
	S	2			
	Special M	2			
	T-K	3			
OUT	T-D	3			
	C-K(16 bit)	3			
	C-D(16 bit)	3			
	C-K(32 bit)	5			
	C-D(32 bit)	5			
	Y,M				
	S				
SET	S when used in an	2			
	STL step				
	Special M				

Mnomonio	Object Devices	Ctono	Execution Time in u sec		
Mnemonic	Object Devices	Steps	ON	OFF	
	Y,M	1			
	S	2			
RST	Special M	2			
	T,C	2			
	D,V,Z, special D	3			
PLS		2			
PLF		2			
Р	0~63	1			
		1			

Note 1:

• "n" in the formulae to calculate the ON/OFF execution time, refers to the number of STL instructions at the current parallel/merge branch. Thus the value of "n" will fall in the range 1 to 8.

6.2 Applied Instructions

	Applic	Application instruction				Proces	sing
Instruction type	No.	Mnem	function	Bit	Р	time(µs)	
		onic				ON	OFF
Program flow	00	CJ	Conditional jump	16	V		
	01	CALL	Call subroutine	16			
	02	SRET	Subroutine return	16			
	03	IRET	Interrupt return	*1			
	04	EI	Enable interrupt	*1			
	05	DI	Disable interrupt	*1			
	06	FEND	First end	*1			
	07	WDT	Waterdog timer	16	V		
	08	FOR	Start of a for/next loop	*1			
	09	NEXT	End a for/next loop	*1			
Move and	10	CMP	Compare	16/32			
compare	11	ZCP	Zone compare	16/ 32	V		
	12	MOV	Move	16/32			
	13	SMOV	Shift move	16			
	14	CML	Compliment	16/32			
	15	BMOV	Block move	16			
	16	FMOV	Fill move	16/ 32			
	17	XCH	Exchange	16/32			
	18	BCD	BCD binary coded decimal	16/32	V		
	19	BIN	BIN binary	16/32	$\sqrt{}$		
Arithmetic and	20	ADD	Addition	16/32	$\sqrt{}$		
logic operations	21	SUB	Subtraction	16/32	$\sqrt{}$		
	22	MUL	Multiplication	16/32	$\sqrt{}$		

	Applic	Application instruction		16/32	,	Processing	
Instruction type	No.	Mnem	function	Bit	Р	time(µs))
		onic				ON	OFF
	23	DIV	Division	16/ 32	\checkmark		
	24	INC	Increment	16/ 32	\checkmark		
	25	DEC	Decrement	16/32	\checkmark		
	26	WAND	Word and	16/32	$\sqrt{}$		
	27	WOR	Word or	16/ 32	$\sqrt{}$		
	28	WXOR	Word exclusive or	16/ 32	$\sqrt{}$		
	29	NEG	Negation	16/32	\checkmark		

- These instructions require NO preliminary contact devices such as LD, AND, OR etc.
- 2. Where "n" is referred to this identifies the quantity of registers to be manipulated. "n" can be equal or less than 512.
- 3. Where "n" is referred to this identifies the quantity of bit devices to be manipulated. "n" can be equal or less than selected operating mode, i.e. if 32 bit mode is selected then "n" can have a value equal or less than 32.
- 4. Where "n" is referred to this identifies the quantity of bit devices to be manipulated.
- 5. Where "n" is referred to this identifies the quantity devices to be manipulated. "n" can have any value taken from the range 2 through 512.
- Where "n" is referred to this identifies the range of devices to be reset. The device
 type being reset is identified by the device letter in brackets in the '16/32 bit'
 column.
- 7. Where "n" is referred to this identifies the number of devices the mean is to be calculated from. The value of "n" can be taken from the range 1 through 64.
- 8. Where "n" is referred to this identifies the range of devices to be refreshed. The value of "n" is always specified in units of 8, i.e 8, 16, 24.....128. The maximum allowable range is dependent on the number of available inputs/outputs, i.e. FX0 is limited to 16 as a maximum batch that can be refreshed, where as FX can use 128.
- 9. Where "n" is referred to this identifies the time setting for the input filters operation. "n" can be selected from the range 0 through to 60 msec.
- 10. There are limits to the total combined use of these instructions.
- 11. Where "n" is referred to this identifies the number of output points. "n" may have a value equal or less than 64.
- 12. Where "n" is referred to this identifies the number of words read or written FROM/TO the special function blocks.
- 13. Where "n" is referred to this identifies the number of octal (8 bit) words read or written when two PLCs are involved in a parallel running function.
- 14. Where "n" is referred to this identifies the number of elements in a stack, for 16 bit operation n has a maximum of 256. However, for 32 bit operation n has a maximum of 128.

15. Where "m1" is referred to this identifies the number of elements in the data table. Values of m1 are taken from the range 1 to 32. For a the SORT instruction to completely process the data table the SORT instruction will be processed m1 times.

7. PLC Device Tables

Item		Specification	Remarks
Operation control method		Cyclic operation by stored program	
1/0	41 1	Batch processing method (when END	I/O refresh instruction is
I/O control method		instruction is executed)	available
Operation processing time		Basic instructions: 0.31 to 0.9 μs Applied instructions: several μs	
Programming language		Ladder/Boolean/SFC	Step ladder can be used to
			produce an SFC style program
Program capacity		8000 /16000 steps Provided by built in	
Number of instructions		Basic sequence instructions: 36	A Maximum 120 applied
		Step ladder instructions: 2	A Maximum 139 applied
		Applied instructions: 139	instructions are available
I/O configuration		Max hardware I/O configuration points 256, dependent on user selection	
		(Max. software addressable Inputs 256, Outputs 256)	
Auxiliary	General	7680 points	M0 to M7679
relay (M coils)	Special	512 points	M8000 to M8511
State relays	General	4096 points	S0 to S4095
	Latched	500 points (subset)	S500 to S999
	Initial	10 points(subset)	S0 to S9
(S coils)	Annunciator	100 points	S900 to S999
	100 msec	Range: 0 to 3,276.7 sec; 200 points	T0 to T199
Timers (T)	10 msec	Range: 0 to 327.67 sec; 46 points	T200 to T245
	1 msec retentive	Range: 0 to 32.767 sec ; 4 points	T246 to T249
	100 msec retentive	Range: 0 to 3,276.7 sec ; 6 points	T250 to T255
	General	Range: 1 to 32,767 counts	C0 to C199
	16 bit	200 points	Type: 16 bit up counter
	Latched	100 points (subset)	C100 to C199
Counters (C)	16 bit	100 points (subset)	Type: 16 bit up counter
	General 32 bit	Range: -2,147,483,648 to	C200 to C234
		2,147,483,647	Type: 32 bit up/down counter
		35 points	Type. 32 bit up/down counter
	Latched	15 points (subset)	C220 to C234
	32 bit		Type: 15 bit up/down counter
High speed counters (C)	1 phase	Range: -2,147,483,648 to	C235 to C240 6 points
	1 phase c/w	+2,147,483,647 counts General rule: Select counter	C241 to C245 5 points
	start stop input		
	2 phase	combinations with a combined counting	C246 to C250 5 points
	A/B phase	frequency of 20kHz or less. Note all counters are latched	C251 to C255 5 points

Item		Specification	Remarks
Data registers (D)	General	8000 points	D0 to D7999
			Type: 16 bit data storage
			register pair for 32 bit device
	Special	512 points	From the range D8000 to D8511
			Type: 16 bit data storage
			register
	Index	32 points	V0 to V15 and Z0 to Z15
			Type: 16 bit data storage
			register
Pointers (P)	For use	256 points	P0 to P255
	with CALL	200 points	1 0 10 1 233
	For use With interrupts	6 input points, 3 timers, 6 counters	100 to 150
			l6 to l8
			I010 to I060
Nest levels		8 points for use with MC and MCR	N0 to N7
Numbers	Decimal K	16 bit: -32,768 to +32,767	
		32 bit: -2,147,483,648 to	
		+2,147,483,647	
	Hexadecimal H	16 bit: 0000 to FFFF	
		32 bit: 00000000 to FFFFFFF	